Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sat Feb 16 20:58:55 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|      4 |            2 |
|      6 |            1 |
|      8 |            2 |
|     10 |            4 |
|     12 |            2 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           19 |
| Yes          | No                    | No                     |              72 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                  |            Enable Signal            |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------+------------------+----------------+
|  AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[1]_i_1_n_0   |                                                |                1 |              2 |
|  AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[5]_i_1_n_0   |                                                |                1 |              2 |
|  AudVid/sd_spi/spi/CLK_BUFG                                                     | AudVid/sd_spi/SPI_CS_i_2_n_0        | AudVid/sd_spi/SPI_CS3_out                      |                1 |              2 |
|  AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[0]_i_1_n_0   |                                                |                1 |              2 |
|  AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[2]_i_1_n_0   |                                                |                1 |              2 |
|  AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[7]_i_1_n_0   |                                                |                1 |              2 |
|  AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[4]_i_1_n_0   |                                                |                1 |              2 |
|  ClockManager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                     | AudVid/tft_spi/counter/CS_reg                  |                1 |              2 |
|  AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[3]_i_1_n_0   |                                                |                1 |              2 |
|  AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[6]_i_1_n_0   |                                                |                1 |              2 |
|  TFT_DataClock                                                                  |                                     |                                                |                2 |              4 |
|  AudVid/sd_spi/spi/CLK_BUFG                                                     |                                     |                                                |                2 |              4 |
| ~AudVid/i2s/Data_reg[0]_0                                                       |                                     |                                                |                1 |              6 |
|  ClockManager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                     | AudVid/sd_spi/spiWorkClock/clear               |                1 |              8 |
|  ClockManager/Reloj2/AudioClock/inst/CLK                                        |                                     |                                                |                1 |              8 |
|  AudVid/sd_spi/SD_EnableDataRead                                                |                                     |                                                |                2 |             10 |
|  ClockManager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                     | AudVid/tft_spi/spiWorkClock/counter_reg__0[4]  |                1 |             10 |
|  TFT_DataClock                                                                  |                                     | AudVid/tft_spi/countp[4]_i_1_n_0               |                1 |             10 |
| ~AudVid/tft_spi/spiWorkClock/CLK                                                |                                     |                                                |                2 |             10 |
| ~ClockManager/Reloj2/DAC_I2S_CLK                                                |                                     |                                                |                2 |             12 |
|  AudVid/sd_spi/spi/CLK_BUFG                                                     | AudVid/sd_spi/spi/E[0]              | Reset_IBUF                                     |                4 |             12 |
|  ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk |                                     |                                                |                1 |             16 |
| ~AudVid/sd_spi/spiWorkClock/count_reg[0]                                        | AudVid/sd_spi/spi/Data[0]_i_1_n_0   |                                                |                2 |             16 |
|  AudVid/sd_spi/spi/CLK_BUFG                                                     | AudVid/sd_spi/OutputData[7]_i_1_n_0 | AudVid/sd_spi/SPI_CS3_out                      |                3 |             16 |
|  ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk          |                                     |                                                |                1 |             16 |
|  ClockManager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                     | AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0  |                2 |             16 |
|  AudVid/sd_spi/spi/CLK_BUFG                                                     | AudVid/sd_spi/sel                   | AudVid/sd_spi/UtilCount[9]_i_1_n_0             |                4 |             20 |
| ~AudVid/sd_spi/spiWorkClock/count_reg[0]                                        |                                     |                                                |                5 |             20 |
|  ClockManager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                     |                                                |                8 |             24 |
|  ClockManager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                     | AudVid/i2s/squaregenerator/count[0]_i_1__5_n_0 |                5 |             36 |
| ~AudVid/sd_spi/spi/CLK_BUFG                                                     | AudVid/sd_spi/E[0]                  |                                                |                5 |             40 |
|  TFT_DataClock                                                                  |                                     | AudVid/tft_spi/counter/count[24]_i_1_n_0       |                8 |             50 |
+---------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------+------------------+----------------+


