// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module LSU(
  input         clock,
                reset,
                io_ptw_req_ready,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_ptw_req_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_req_bits_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [26:0] io_ptw_req_bits_bits_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_resp_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_resp_bits_ae_final,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_resp_bits_pte_d,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_resp_bits_pte_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_resp_bits_pte_g,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_resp_bits_pte_u,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_resp_bits_pte_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_resp_bits_pte_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_resp_bits_pte_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_resp_bits_pte_v,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_resp_bits_level,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_resp_bits_homogeneous,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_ptw_ptbr_mode,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_status_dprv,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_status_mxr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_status_sum,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_0_cfg_l,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_0_cfg_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_0_cfg_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_0_cfg_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [29:0] io_ptw_pmp_0_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_ptw_pmp_0_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_1_cfg_l,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_1_cfg_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_1_cfg_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_1_cfg_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [29:0] io_ptw_pmp_1_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_ptw_pmp_1_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_2_cfg_l,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_2_cfg_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_2_cfg_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_2_cfg_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [29:0] io_ptw_pmp_2_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_ptw_pmp_2_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_3_cfg_l,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_3_cfg_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_3_cfg_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_3_cfg_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [29:0] io_ptw_pmp_3_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_ptw_pmp_3_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_4_cfg_l,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_4_cfg_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_4_cfg_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_4_cfg_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [29:0] io_ptw_pmp_4_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_ptw_pmp_4_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_5_cfg_l,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_5_cfg_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_5_cfg_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_5_cfg_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [29:0] io_ptw_pmp_5_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_ptw_pmp_5_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_6_cfg_l,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_6_cfg_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_6_cfg_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_6_cfg_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [29:0] io_ptw_pmp_6_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_ptw_pmp_6_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_7_cfg_l,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_ptw_pmp_7_cfg_x,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_7_cfg_w,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_ptw_pmp_7_cfg_r,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [29:0] io_ptw_pmp_7_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_ptw_pmp_7_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_exe_0_req_bits_uop_uopc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_core_exe_0_req_bits_uop_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [39:0] io_core_exe_0_req_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_exe_0_req_bits_uop_iq_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [9:0]  io_core_exe_0_req_bits_uop_fu_code,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_exe_0_req_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_exe_0_req_bits_uop_iw_state,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_is_br,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_is_jal,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [15:0] io_core_exe_0_req_bits_uop_br_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_exe_0_req_bits_uop_br_tag,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_exe_0_req_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [5:0]  io_core_exe_0_req_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_taken,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [19:0] io_core_exe_0_req_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [11:0] io_core_exe_0_req_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_exe_0_req_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_exe_0_req_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_exe_0_req_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_exe_0_req_bits_uop_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_prs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_prs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_prs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_exe_0_req_bits_uop_ppred,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_exe_0_req_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_exception,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [63:0] io_core_exe_0_req_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_bypassable,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_exe_0_req_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_exe_0_req_bits_uop_mem_size,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_is_fence,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_is_amo,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_is_unique,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [5:0]  io_core_exe_0_req_bits_uop_ldst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_lrs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_lrs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_lrs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_exe_0_req_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_fp_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_fp_single,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_exe_0_req_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [63:0] io_core_exe_0_req_bits_data,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [39:0] io_core_exe_0_req_bits_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exe_0_req_bits_mxcpt_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_sfence_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_sfence_bits_rs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_req_bits_sfence_bits_rs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [38:0] io_core_exe_0_req_bits_sfence_bits_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_exe_0_iresp_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_core_exe_0_iresp_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_iresp_bits_uop_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_exe_0_iresp_bits_uop_is_amo,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_iresp_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_core_exe_0_iresp_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [63:0] io_core_exe_0_iresp_bits_data,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_exe_0_fresp_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_core_exe_0_fresp_bits_uop_uopc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [15:0] io_core_exe_0_fresp_bits_uop_br_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_core_exe_0_fresp_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [4:0]  io_core_exe_0_fresp_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_core_exe_0_fresp_bits_uop_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_core_exe_0_fresp_bits_uop_mem_size,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_exe_0_fresp_bits_uop_is_amo,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_exe_0_fresp_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_core_exe_0_fresp_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_exe_0_fresp_bits_uop_fp_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [64:0] io_core_exe_0_fresp_bits_data,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_0_bits_uopc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_core_dis_uops_0_bits_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_debug_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_is_rvc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [39:0] io_core_dis_uops_0_bits_debug_pc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_0_bits_iq_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [9:0]  io_core_dis_uops_0_bits_fu_code,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_br_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_0_bits_ctrl_op1_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_op2_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_ctrl_imm_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_op_fcn,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_ctrl_is_load,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_ctrl_is_sta,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_ctrl_is_std,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_0_bits_iw_state,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_iw_p1_poisoned,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_iw_p2_poisoned,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_br,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_jalr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_jal,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_sfb,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [15:0] io_core_dis_uops_0_bits_br_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_0_bits_br_tag,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_0_bits_ftq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_edge_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [5:0]  io_core_dis_uops_0_bits_pc_lob,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_taken,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [19:0] io_core_dis_uops_0_bits_imm_packed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [11:0] io_core_dis_uops_0_bits_csr_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_0_bits_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_0_bits_ldq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_0_bits_rxq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_0_bits_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_prs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_prs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_prs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_prs1_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_prs2_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_prs3_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_0_bits_stale_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_exception,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [63:0] io_core_dis_uops_0_bits_exc_cause,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_bypassable,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_0_bits_mem_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_0_bits_mem_size,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_mem_signed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_fence,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_fencei,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_amo,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_sys_pc2epc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_is_unique,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_flush_on_commit,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_ldst_is_rs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [5:0]  io_core_dis_uops_0_bits_ldst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_lrs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_lrs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_lrs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_ldst_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_0_bits_dst_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_lrs1_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_lrs2_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_0_bits_frs3_en,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_fp_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_fp_single,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_xcpt_ma_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_bp_debug_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_0_bits_debug_fsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_0_bits_debug_tsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_1_bits_uopc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_core_dis_uops_1_bits_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_debug_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_is_rvc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [39:0] io_core_dis_uops_1_bits_debug_pc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_1_bits_iq_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [9:0]  io_core_dis_uops_1_bits_fu_code,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_1_bits_ctrl_br_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_1_bits_ctrl_op1_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_1_bits_ctrl_op2_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_ctrl_imm_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_1_bits_ctrl_op_fcn,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_1_bits_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_ctrl_is_load,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_ctrl_is_sta,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_ctrl_is_std,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_1_bits_iw_state,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_iw_p1_poisoned,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_iw_p2_poisoned,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_br,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_jalr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_jal,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_sfb,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [15:0] io_core_dis_uops_1_bits_br_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_1_bits_br_tag,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_1_bits_ftq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_edge_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [5:0]  io_core_dis_uops_1_bits_pc_lob,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_taken,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [19:0] io_core_dis_uops_1_bits_imm_packed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [11:0] io_core_dis_uops_1_bits_csr_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_1_bits_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_1_bits_ldq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_1_bits_rxq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_1_bits_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_prs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_prs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_prs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_prs1_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_prs2_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_prs3_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_1_bits_stale_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_exception,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [63:0] io_core_dis_uops_1_bits_exc_cause,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_bypassable,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_1_bits_mem_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_1_bits_mem_size,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_mem_signed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_fence,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_fencei,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_amo,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_sys_pc2epc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_is_unique,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_flush_on_commit,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_ldst_is_rs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [5:0]  io_core_dis_uops_1_bits_ldst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_lrs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_lrs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_lrs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_ldst_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_1_bits_dst_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_lrs1_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_lrs2_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_1_bits_frs3_en,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_fp_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_fp_single,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_xcpt_ma_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_bp_debug_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_1_bits_debug_fsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_1_bits_debug_tsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_2_bits_uopc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_core_dis_uops_2_bits_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_debug_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_is_rvc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [39:0] io_core_dis_uops_2_bits_debug_pc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_2_bits_iq_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [9:0]  io_core_dis_uops_2_bits_fu_code,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_2_bits_ctrl_br_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_2_bits_ctrl_op1_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_2_bits_ctrl_op2_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_ctrl_imm_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_2_bits_ctrl_op_fcn,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [2:0]  io_core_dis_uops_2_bits_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_ctrl_is_load,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_ctrl_is_sta,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_ctrl_is_std,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_2_bits_iw_state,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_iw_p1_poisoned,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_iw_p2_poisoned,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_br,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_jalr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_jal,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_sfb,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [15:0] io_core_dis_uops_2_bits_br_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [3:0]  io_core_dis_uops_2_bits_br_tag,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_2_bits_ftq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_edge_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [5:0]  io_core_dis_uops_2_bits_pc_lob,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_taken,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [19:0] io_core_dis_uops_2_bits_imm_packed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [11:0] io_core_dis_uops_2_bits_csr_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_2_bits_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_2_bits_ldq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_2_bits_rxq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_2_bits_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_prs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_prs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_prs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_prs1_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_prs2_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_prs3_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_dis_uops_2_bits_stale_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_exception,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [63:0] io_core_dis_uops_2_bits_exc_cause,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_bypassable,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_dis_uops_2_bits_mem_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_2_bits_mem_size,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_mem_signed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_fence,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_fencei,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_amo,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_sys_pc2epc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_is_unique,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_flush_on_commit,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_ldst_is_rs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [5:0]  io_core_dis_uops_2_bits_ldst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_lrs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_lrs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_lrs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_ldst_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_2_bits_dst_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_lrs1_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_lrs2_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_dis_uops_2_bits_frs3_en,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_fp_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_fp_single,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_xcpt_ma_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_bp_debug_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [1:0]  io_core_dis_uops_2_bits_debug_fsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_uops_2_bits_debug_tsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [4:0]  io_core_dis_ldq_idx_0,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_ldq_idx_1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_ldq_idx_2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_stq_idx_0,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_stq_idx_1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_dis_stq_idx_2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_ldq_full_0,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_ldq_full_1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_ldq_full_2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_stq_full_0,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_stq_full_1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_stq_full_2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_fp_stdata_ready,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_fp_stdata_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [15:0] io_core_fp_stdata_bits_uop_br_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_fp_stdata_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_fp_stdata_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [63:0] io_core_fp_stdata_bits_data,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_commit_valids_0,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_valids_1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_valids_2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_uops_0_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_uops_0_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_uops_1_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_uops_1_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_uops_2_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_uops_2_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_commit_load_at_rob_head,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_clr_bsy_0_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_core_clr_bsy_0_bits,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_clr_bsy_1_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_core_clr_bsy_1_bits,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_fence_dmem,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_spec_ld_wakeup_0_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_core_spec_ld_wakeup_0_bits,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_ld_miss,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [15:0] io_core_brupdate_b1_resolve_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_brupdate_b1_mispredict_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_core_brupdate_b2_uop_ldq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_brupdate_b2_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_brupdate_b2_mispredict,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [6:0]  io_core_rob_head_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_core_exception,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_core_fencei_rdy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_core_lxcpt_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [15:0] io_core_lxcpt_bits_uop_br_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_core_lxcpt_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [4:0]  io_core_lxcpt_bits_cause,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [39:0] io_core_lxcpt_bits_badvaddr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_dmem_req_ready,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_dmem_req_bits_0_bits_uop_uopc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [31:0] io_dmem_req_bits_0_bits_uop_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [39:0] io_dmem_req_bits_0_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [2:0]  io_dmem_req_bits_0_bits_uop_iq_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [9:0]  io_dmem_req_bits_0_bits_uop_fu_code,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_dmem_req_bits_0_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_dmem_req_bits_0_bits_uop_iw_state,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_br,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_jal,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [15:0] io_dmem_req_bits_0_bits_uop_br_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [3:0]  io_dmem_req_bits_0_bits_uop_br_tag,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [4:0]  io_dmem_req_bits_0_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [5:0]  io_dmem_req_bits_0_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_taken,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [19:0] io_dmem_req_bits_0_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [11:0] io_dmem_req_bits_0_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_dmem_req_bits_0_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [4:0]  io_dmem_req_bits_0_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_dmem_req_bits_0_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_dmem_req_bits_0_bits_uop_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_prs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_prs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_prs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [4:0]  io_dmem_req_bits_0_bits_uop_ppred,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [6:0]  io_dmem_req_bits_0_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_exception,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [63:0] io_dmem_req_bits_0_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_bypassable,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [4:0]  io_dmem_req_bits_0_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_dmem_req_bits_0_bits_uop_mem_size,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_fence,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_amo,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_is_unique,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [5:0]  io_dmem_req_bits_0_bits_uop_ldst,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_lrs1,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_lrs2,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_lrs3,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_dmem_req_bits_0_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_fp_val,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_fp_single,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [1:0]  io_dmem_req_bits_0_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_req_bits_0_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [39:0] io_dmem_req_bits_0_bits_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [63:0] io_dmem_req_bits_0_bits_data,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_req_bits_0_bits_is_hella,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_s1_kill_0,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_dmem_resp_0_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_dmem_resp_0_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_resp_0_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_dmem_resp_0_bits_uop_is_amo,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_resp_0_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_resp_0_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [63:0] io_dmem_resp_0_bits_data,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_dmem_resp_0_bits_is_hella,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_nack_0_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [4:0]  io_dmem_nack_0_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_nack_0_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_dmem_nack_0_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_nack_0_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_nack_0_bits_is_hella,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [15:0] io_dmem_brupdate_b1_resolve_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_brupdate_b1_mispredict_mask,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_exception,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_dmem_release_ready,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_dmem_release_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [31:0] io_dmem_release_bits_address,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_dmem_force_order,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_dmem_ordered,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_hellacache_req_ready,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_hellacache_req_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input  [39:0] io_hellacache_req_bits_addr,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  input         io_hellacache_s1_kill,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_hellacache_s2_nack,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
                io_hellacache_resp_valid,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output [63:0] io_hellacache_resp_bits_data,	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
  output        io_hellacache_s2_xcpt_ae_ld	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14]
);

  wire              _GEN;	// @[generators/boom/src/main/scala/lsu/lsu.scala:520:42, :1530:34, :1536:38, :1553:43, :1556:38, :1563:40, :1579:42]
  wire              _GEN_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:517:42, :1530:34, :1536:38]
  wire              store_needs_order;	// @[generators/boom/src/main/scala/lsu/lsu.scala:406:35, :1498:3, :1499:64]
  wire              nacking_loads_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              nacking_loads_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7]
  wire              block_load_wakeup;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1200:80, :1211:43, :1212:25]
  wire              _GEN_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:821:26]
  wire              _GEN_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:804:26]
  reg               mem_xcpt_valids_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:668:32]
  wire              _will_fire_store_commit_0_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:537:31]
  wire [4:0]        _forwarding_age_logic_0_io_forwarding_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1179:57]
  wire              _dtlb_io_miss_rdy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire              _dtlb_io_resp_0_miss;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire [31:0]       _dtlb_io_resp_0_paddr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire              _dtlb_io_resp_0_pf_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire              _dtlb_io_resp_0_pf_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire              _dtlb_io_resp_0_ae_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire              _dtlb_io_resp_0_ae_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire              _dtlb_io_resp_0_ma_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire              _dtlb_io_resp_0_ma_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  wire              _dtlb_io_resp_0_cacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
  reg               ldq_0_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_0_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_0_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_0_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_0_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_0_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_0_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_0_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_0_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_0_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_0_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_0_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_0_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_0_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_0_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_0_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_0_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_0_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_0_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_0_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_0_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_0_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_0_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_0_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_0_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_0_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_0_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_0_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_0_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_0_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_0_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_0_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_0_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_0_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_0_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_1_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_1_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_1_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_1_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_1_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_1_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_1_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_1_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_1_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_1_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_1_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_1_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_1_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_1_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_1_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_1_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_1_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_1_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_1_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_1_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_1_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_1_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_1_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_1_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_1_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_1_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_1_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_1_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_1_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_1_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_1_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_1_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_1_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_1_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_2_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_2_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_2_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_2_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_2_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_2_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_2_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_2_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_2_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_2_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_2_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_2_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_2_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_2_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_2_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_2_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_2_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_2_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_2_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_2_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_2_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_2_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_2_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_2_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_2_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_2_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_2_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_2_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_2_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_2_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_2_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_2_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_2_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_2_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_3_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_3_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_3_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_3_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_3_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_3_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_3_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_3_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_3_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_3_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_3_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_3_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_3_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_3_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_3_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_3_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_3_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_3_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_3_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_3_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_3_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_3_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_3_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_3_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_3_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_3_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_3_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_3_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_3_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_3_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_3_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_3_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_3_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_3_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_4_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_4_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_4_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_4_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_4_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_4_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_4_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_4_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_4_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_4_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_4_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_4_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_4_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_4_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_4_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_4_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_4_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_4_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_4_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_4_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_4_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_4_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_4_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_4_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_4_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_4_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_4_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_4_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_4_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_4_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_4_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_4_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_4_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_4_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_5_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_5_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_5_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_5_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_5_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_5_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_5_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_5_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_5_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_5_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_5_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_5_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_5_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_5_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_5_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_5_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_5_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_5_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_5_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_5_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_5_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_5_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_5_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_5_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_5_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_5_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_5_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_5_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_5_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_5_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_5_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_5_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_5_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_5_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_6_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_6_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_6_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_6_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_6_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_6_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_6_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_6_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_6_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_6_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_6_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_6_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_6_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_6_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_6_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_6_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_6_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_6_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_6_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_6_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_6_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_6_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_6_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_6_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_6_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_6_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_6_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_6_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_6_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_6_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_6_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_6_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_6_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_6_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_7_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_7_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_7_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_7_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_7_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_7_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_7_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_7_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_7_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_7_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_7_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_7_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_7_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_7_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_7_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_7_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_7_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_7_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_7_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_7_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_7_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_7_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_7_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_7_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_7_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_7_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_7_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_7_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_7_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_7_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_7_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_7_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_7_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_7_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_8_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_8_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_8_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_8_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_8_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_8_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_8_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_8_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_8_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_8_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_8_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_8_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_8_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_8_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_8_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_8_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_8_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_8_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_8_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_8_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_8_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_8_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_8_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_8_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_8_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_8_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_8_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_8_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_8_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_8_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_8_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_8_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_8_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_8_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_9_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_9_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_9_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_9_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_9_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_9_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_9_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_9_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_9_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_9_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_9_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_9_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_9_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_9_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_9_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_9_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_9_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_9_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_9_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_9_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_9_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_9_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_9_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_9_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_9_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_9_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_9_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_9_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_9_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_9_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_9_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_9_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_9_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_9_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_10_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_10_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_10_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_10_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_10_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_10_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_10_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_10_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_10_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_10_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_10_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_10_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_10_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_10_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_10_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_10_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_10_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_10_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_10_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_10_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_10_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_10_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_10_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_10_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_10_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_10_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_10_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_10_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_10_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_10_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_10_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_10_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_10_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_10_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_11_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_11_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_11_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_11_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_11_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_11_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_11_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_11_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_11_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_11_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_11_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_11_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_11_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_11_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_11_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_11_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_11_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_11_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_11_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_11_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_11_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_11_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_11_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_11_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_11_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_11_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_11_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_11_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_11_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_11_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_11_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_11_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_11_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_11_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_12_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_12_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_12_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_12_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_12_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_12_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_12_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_12_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_12_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_12_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_12_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_12_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_12_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_12_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_12_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_12_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_12_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_12_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_12_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_12_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_12_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_12_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_12_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_12_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_12_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_12_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_12_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_12_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_12_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_12_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_12_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_12_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_12_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_12_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_13_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_13_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_13_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_13_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_13_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_13_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_13_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_13_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_13_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_13_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_13_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_13_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_13_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_13_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_13_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_13_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_13_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_13_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_13_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_13_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_13_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_13_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_13_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_13_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_13_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_13_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_13_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_13_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_13_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_13_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_13_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_13_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_13_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_13_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_14_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_14_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_14_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_14_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_14_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_14_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_14_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_14_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_14_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_14_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_14_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_14_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_14_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_14_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_14_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_14_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_14_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_14_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_14_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_14_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_14_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_14_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_14_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_14_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_14_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_14_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_14_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_14_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_14_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_14_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_14_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_14_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_14_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_14_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_15_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_15_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_15_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_15_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_15_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_15_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_15_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_15_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_15_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_15_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_15_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_15_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_15_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_15_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_15_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_15_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_15_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_15_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_15_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_15_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_15_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_15_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_15_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_15_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_15_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_15_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_15_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_15_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_15_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_15_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_15_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_15_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_15_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_15_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_16_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_16_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_16_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_16_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_16_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_16_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_16_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_16_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_16_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_16_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_16_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_16_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_16_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_16_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_16_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_16_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_16_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_16_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_16_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_16_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_16_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_16_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_16_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_16_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_16_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_16_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_16_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_16_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_16_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_16_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_16_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_16_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_16_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_16_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_17_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_17_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_17_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_17_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_17_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_17_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_17_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_17_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_17_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_17_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_17_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_17_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_17_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_17_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_17_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_17_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_17_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_17_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_17_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_17_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_17_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_17_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_17_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_17_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_17_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_17_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_17_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_17_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_17_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_17_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_17_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_17_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_17_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_17_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_18_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_18_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_18_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_18_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_18_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_18_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_18_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_18_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_18_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_18_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_18_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_18_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_18_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_18_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_18_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_18_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_18_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_18_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_18_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_18_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_18_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_18_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_18_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_18_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_18_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_18_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_18_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_18_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_18_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_18_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_18_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_18_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_18_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_18_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_19_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_19_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_19_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_19_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_19_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_19_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_19_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_19_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_19_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_19_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_19_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_19_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_19_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_19_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_19_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_19_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_19_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_19_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_19_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_19_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_19_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_19_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_19_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_19_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_19_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_19_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_19_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_19_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_19_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_19_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_19_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_19_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_19_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_19_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_20_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_20_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_20_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_20_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_20_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_20_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_20_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_20_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_20_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_20_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_20_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_20_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_20_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_20_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_20_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_20_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_20_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_20_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_20_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_20_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_20_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_20_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_20_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_20_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_20_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_20_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_20_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_20_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_20_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_20_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_20_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_20_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_20_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_20_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_21_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_21_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_21_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_21_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_21_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_21_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_21_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_21_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_21_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_21_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_21_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_21_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_21_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_21_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_21_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_21_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_21_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_21_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_21_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_21_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_21_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_21_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_21_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_21_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_21_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_21_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_21_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_21_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_21_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_21_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_21_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_21_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_21_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_21_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_22_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_22_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_22_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_22_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_22_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_22_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_22_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_22_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_22_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_22_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_22_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_22_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_22_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_22_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_22_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_22_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_22_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_22_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_22_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_22_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_22_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_22_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_22_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_22_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_22_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_22_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_22_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_22_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_22_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_22_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_22_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_22_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_22_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_22_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_23_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_23_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [31:0]       ldq_23_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_23_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_23_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [9:0]        ldq_23_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_23_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_23_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [15:0]       ldq_23_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [3:0]        ldq_23_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_23_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_23_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [19:0]       ldq_23_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [11:0]       ldq_23_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_23_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_23_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_23_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_23_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_23_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_23_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_23_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [6:0]        ldq_23_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [63:0]       ldq_23_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_23_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_23_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_23_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_23_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [5:0]        ldq_23_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [1:0]        ldq_23_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [39:0]       ldq_23_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_addr_is_uncacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_executed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_order_fail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [23:0]       ldq_23_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_23_bits_youngest_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               ldq_23_bits_forward_std_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg  [4:0]        ldq_23_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
  reg               stq_0_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_0_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_0_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_0_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_0_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_0_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_0_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_0_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_0_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_0_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_0_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_0_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_0_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_0_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_0_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_0_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_0_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_0_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_0_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_0_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_0_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_0_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_0_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_0_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_0_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_0_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_0_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_0_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_0_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_0_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_0_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_0_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_0_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_0_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_1_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_1_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_1_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_1_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_1_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_1_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_1_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_1_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_1_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_1_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_1_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_1_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_1_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_1_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_1_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_1_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_1_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_1_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_1_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_1_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_1_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_1_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_1_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_1_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_1_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_1_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_1_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_1_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_1_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_1_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_1_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_1_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_1_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_2_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_2_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_2_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_2_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_2_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_2_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_2_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_2_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_2_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_2_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_2_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_2_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_2_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_2_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_2_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_2_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_2_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_2_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_2_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_2_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_2_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_2_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_2_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_2_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_2_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_2_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_2_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_2_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_2_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_2_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_2_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_2_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_2_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_3_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_3_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_3_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_3_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_3_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_3_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_3_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_3_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_3_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_3_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_3_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_3_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_3_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_3_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_3_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_3_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_3_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_3_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_3_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_3_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_3_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_3_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_3_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_3_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_3_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_3_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_3_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_3_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_3_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_3_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_3_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_3_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_3_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_4_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_4_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_4_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_4_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_4_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_4_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_4_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_4_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_4_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_4_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_4_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_4_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_4_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_4_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_4_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_4_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_4_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_4_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_4_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_4_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_4_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_4_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_4_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_4_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_4_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_4_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_4_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_4_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_4_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_4_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_4_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_4_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_4_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_5_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_5_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_5_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_5_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_5_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_5_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_5_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_5_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_5_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_5_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_5_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_5_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_5_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_5_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_5_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_5_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_5_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_5_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_5_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_5_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_5_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_5_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_5_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_5_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_5_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_5_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_5_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_5_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_5_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_5_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_5_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_5_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_5_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_6_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_6_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_6_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_6_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_6_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_6_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_6_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_6_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_6_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_6_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_6_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_6_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_6_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_6_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_6_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_6_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_6_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_6_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_6_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_6_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_6_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_6_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_6_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_6_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_6_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_6_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_6_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_6_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_6_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_6_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_6_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_6_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_6_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_7_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_7_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_7_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_7_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_7_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_7_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_7_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_7_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_7_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_7_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_7_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_7_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_7_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_7_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_7_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_7_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_7_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_7_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_7_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_7_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_7_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_7_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_7_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_7_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_7_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_7_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_7_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_7_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_7_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_7_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_7_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_7_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_7_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_8_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_8_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_8_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_8_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_8_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_8_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_8_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_8_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_8_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_8_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_8_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_8_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_8_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_8_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_8_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_8_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_8_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_8_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_8_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_8_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_8_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_8_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_8_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_8_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_8_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_8_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_8_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_8_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_8_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_8_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_8_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_8_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_8_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_9_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_9_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_9_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_9_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_9_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_9_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_9_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_9_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_9_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_9_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_9_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_9_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_9_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_9_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_9_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_9_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_9_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_9_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_9_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_9_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_9_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_9_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_9_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_9_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_9_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_9_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_9_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_9_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_9_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_9_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_9_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_9_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_9_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_10_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_10_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_10_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_10_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_10_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_10_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_10_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_10_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_10_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_10_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_10_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_10_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_10_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_10_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_10_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_10_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_10_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_10_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_10_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_10_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_10_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_10_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_10_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_10_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_10_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_10_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_10_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_10_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_10_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_10_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_10_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_10_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_10_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_11_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_11_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_11_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_11_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_11_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_11_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_11_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_11_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_11_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_11_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_11_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_11_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_11_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_11_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_11_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_11_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_11_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_11_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_11_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_11_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_11_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_11_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_11_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_11_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_11_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_11_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_11_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_11_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_11_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_11_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_11_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_11_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_11_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_12_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_12_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_12_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_12_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_12_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_12_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_12_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_12_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_12_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_12_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_12_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_12_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_12_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_12_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_12_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_12_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_12_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_12_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_12_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_12_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_12_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_12_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_12_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_12_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_12_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_12_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_12_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_12_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_12_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_12_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_12_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_12_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_12_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_13_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_13_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_13_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_13_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_13_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_13_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_13_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_13_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_13_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_13_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_13_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_13_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_13_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_13_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_13_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_13_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_13_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_13_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_13_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_13_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_13_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_13_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_13_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_13_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_13_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_13_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_13_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_13_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_13_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_13_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_13_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_13_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_13_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_14_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_14_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_14_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_14_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_14_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_14_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_14_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_14_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_14_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_14_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_14_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_14_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_14_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_14_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_14_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_14_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_14_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_14_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_14_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_14_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_14_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_14_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_14_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_14_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_14_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_14_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_14_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_14_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_14_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_14_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_14_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_14_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_14_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_15_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_15_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_15_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_15_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_15_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_15_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_15_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_15_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_15_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_15_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_15_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_15_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_15_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_15_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_15_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_15_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_15_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_15_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_15_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_15_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_15_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_15_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_15_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_15_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_15_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_15_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_15_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_15_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_15_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_15_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_15_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_15_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_15_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_16_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_16_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_16_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_16_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_16_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_16_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_16_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_16_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_16_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_16_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_16_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_16_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_16_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_16_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_16_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_16_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_16_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_16_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_16_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_16_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_16_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_16_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_16_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_16_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_16_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_16_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_16_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_16_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_16_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_16_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_16_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_16_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_16_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_17_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_17_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_17_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_17_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_17_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_17_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_17_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_17_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_17_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_17_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_17_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_17_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_17_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_17_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_17_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_17_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_17_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_17_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_17_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_17_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_17_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_17_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_17_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_17_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_17_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_17_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_17_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_17_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_17_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_17_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_17_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_17_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_17_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_18_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_18_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_18_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_18_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_18_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_18_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_18_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_18_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_18_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_18_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_18_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_18_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_18_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_18_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_18_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_18_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_18_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_18_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_18_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_18_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_18_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_18_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_18_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_18_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_18_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_18_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_18_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_18_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_18_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_18_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_18_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_18_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_18_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_19_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_19_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_19_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_19_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_19_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_19_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_19_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_19_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_19_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_19_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_19_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_19_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_19_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_19_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_19_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_19_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_19_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_19_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_19_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_19_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_19_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_19_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_19_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_19_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_19_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_19_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_19_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_19_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_19_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_19_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_19_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_19_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_19_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_20_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_20_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_20_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_20_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_20_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_20_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_20_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_20_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_20_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_20_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_20_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_20_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_20_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_20_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_20_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_20_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_20_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_20_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_20_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_20_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_20_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_20_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_20_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_20_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_20_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_20_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_20_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_20_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_20_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_20_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_20_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_20_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_20_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_21_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_21_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_21_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_21_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_21_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_21_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_21_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_21_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_21_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_21_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_21_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_21_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_21_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_21_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_21_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_21_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_21_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_21_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_21_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_21_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_21_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_21_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_21_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_21_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_21_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_21_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_21_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_21_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_21_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_21_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_21_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_21_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_21_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_22_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_22_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_22_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_22_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_22_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_22_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_22_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_22_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_22_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_22_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_22_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_22_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_22_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_22_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_22_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_22_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_22_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_22_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_22_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_22_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_22_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_22_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_22_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_22_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_22_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_22_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_22_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_22_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_22_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_22_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_22_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_22_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_22_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_23_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_23_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [31:0]       stq_23_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_23_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_23_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [9:0]        stq_23_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_23_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_23_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [15:0]       stq_23_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [3:0]        stq_23_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_23_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_23_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [19:0]       stq_23_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [11:0]       stq_23_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_23_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_23_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_23_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_23_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_23_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_23_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_23_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_23_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [6:0]        stq_23_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_23_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        stq_23_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_23_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_23_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_23_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [5:0]        stq_23_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [1:0]        stq_23_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [39:0]       stq_23_bits_addr_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [63:0]       stq_23_bits_data_bits;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg               stq_23_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
  reg  [4:0]        ldq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29]
  reg  [4:0]        ldq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29]
  reg  [4:0]        stq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29]
  reg  [4:0]        stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29]
  reg  [4:0]        stq_commit_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:217:29]
  reg  [4:0]        stq_execute_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29]
  wire [31:0]       _GEN_3 = {{stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_23_valid}, {stq_22_valid}, {stq_21_valid}, {stq_20_valid}, {stq_19_valid}, {stq_18_valid}, {stq_17_valid}, {stq_16_valid}, {stq_15_valid}, {stq_14_valid}, {stq_13_valid}, {stq_12_valid}, {stq_11_valid}, {stq_10_valid}, {stq_9_valid}, {stq_8_valid}, {stq_7_valid}, {stq_6_valid}, {stq_5_valid}, {stq_4_valid}, {stq_3_valid}, {stq_2_valid}, {stq_1_valid}, {stq_0_valid}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire              _GEN_4 = _GEN_3[stq_execute_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42]
  wire [31:0][6:0]  _GEN_5 = {{stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_23_bits_uop_uopc}, {stq_22_bits_uop_uopc}, {stq_21_bits_uop_uopc}, {stq_20_bits_uop_uopc}, {stq_19_bits_uop_uopc}, {stq_18_bits_uop_uopc}, {stq_17_bits_uop_uopc}, {stq_16_bits_uop_uopc}, {stq_15_bits_uop_uopc}, {stq_14_bits_uop_uopc}, {stq_13_bits_uop_uopc}, {stq_12_bits_uop_uopc}, {stq_11_bits_uop_uopc}, {stq_10_bits_uop_uopc}, {stq_9_bits_uop_uopc}, {stq_8_bits_uop_uopc}, {stq_7_bits_uop_uopc}, {stq_6_bits_uop_uopc}, {stq_5_bits_uop_uopc}, {stq_4_bits_uop_uopc}, {stq_3_bits_uop_uopc}, {stq_2_bits_uop_uopc}, {stq_1_bits_uop_uopc}, {stq_0_bits_uop_uopc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][31:0] _GEN_6 = {{stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_23_bits_uop_inst}, {stq_22_bits_uop_inst}, {stq_21_bits_uop_inst}, {stq_20_bits_uop_inst}, {stq_19_bits_uop_inst}, {stq_18_bits_uop_inst}, {stq_17_bits_uop_inst}, {stq_16_bits_uop_inst}, {stq_15_bits_uop_inst}, {stq_14_bits_uop_inst}, {stq_13_bits_uop_inst}, {stq_12_bits_uop_inst}, {stq_11_bits_uop_inst}, {stq_10_bits_uop_inst}, {stq_9_bits_uop_inst}, {stq_8_bits_uop_inst}, {stq_7_bits_uop_inst}, {stq_6_bits_uop_inst}, {stq_5_bits_uop_inst}, {stq_4_bits_uop_inst}, {stq_3_bits_uop_inst}, {stq_2_bits_uop_inst}, {stq_1_bits_uop_inst}, {stq_0_bits_uop_inst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][31:0] _GEN_7 = {{stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_23_bits_uop_debug_inst}, {stq_22_bits_uop_debug_inst}, {stq_21_bits_uop_debug_inst}, {stq_20_bits_uop_debug_inst}, {stq_19_bits_uop_debug_inst}, {stq_18_bits_uop_debug_inst}, {stq_17_bits_uop_debug_inst}, {stq_16_bits_uop_debug_inst}, {stq_15_bits_uop_debug_inst}, {stq_14_bits_uop_debug_inst}, {stq_13_bits_uop_debug_inst}, {stq_12_bits_uop_debug_inst}, {stq_11_bits_uop_debug_inst}, {stq_10_bits_uop_debug_inst}, {stq_9_bits_uop_debug_inst}, {stq_8_bits_uop_debug_inst}, {stq_7_bits_uop_debug_inst}, {stq_6_bits_uop_debug_inst}, {stq_5_bits_uop_debug_inst}, {stq_4_bits_uop_debug_inst}, {stq_3_bits_uop_debug_inst}, {stq_2_bits_uop_debug_inst}, {stq_1_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_8 = {{stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_23_bits_uop_is_rvc}, {stq_22_bits_uop_is_rvc}, {stq_21_bits_uop_is_rvc}, {stq_20_bits_uop_is_rvc}, {stq_19_bits_uop_is_rvc}, {stq_18_bits_uop_is_rvc}, {stq_17_bits_uop_is_rvc}, {stq_16_bits_uop_is_rvc}, {stq_15_bits_uop_is_rvc}, {stq_14_bits_uop_is_rvc}, {stq_13_bits_uop_is_rvc}, {stq_12_bits_uop_is_rvc}, {stq_11_bits_uop_is_rvc}, {stq_10_bits_uop_is_rvc}, {stq_9_bits_uop_is_rvc}, {stq_8_bits_uop_is_rvc}, {stq_7_bits_uop_is_rvc}, {stq_6_bits_uop_is_rvc}, {stq_5_bits_uop_is_rvc}, {stq_4_bits_uop_is_rvc}, {stq_3_bits_uop_is_rvc}, {stq_2_bits_uop_is_rvc}, {stq_1_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][39:0] _GEN_9 = {{stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_23_bits_uop_debug_pc}, {stq_22_bits_uop_debug_pc}, {stq_21_bits_uop_debug_pc}, {stq_20_bits_uop_debug_pc}, {stq_19_bits_uop_debug_pc}, {stq_18_bits_uop_debug_pc}, {stq_17_bits_uop_debug_pc}, {stq_16_bits_uop_debug_pc}, {stq_15_bits_uop_debug_pc}, {stq_14_bits_uop_debug_pc}, {stq_13_bits_uop_debug_pc}, {stq_12_bits_uop_debug_pc}, {stq_11_bits_uop_debug_pc}, {stq_10_bits_uop_debug_pc}, {stq_9_bits_uop_debug_pc}, {stq_8_bits_uop_debug_pc}, {stq_7_bits_uop_debug_pc}, {stq_6_bits_uop_debug_pc}, {stq_5_bits_uop_debug_pc}, {stq_4_bits_uop_debug_pc}, {stq_3_bits_uop_debug_pc}, {stq_2_bits_uop_debug_pc}, {stq_1_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][2:0]  _GEN_10 = {{stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_23_bits_uop_iq_type}, {stq_22_bits_uop_iq_type}, {stq_21_bits_uop_iq_type}, {stq_20_bits_uop_iq_type}, {stq_19_bits_uop_iq_type}, {stq_18_bits_uop_iq_type}, {stq_17_bits_uop_iq_type}, {stq_16_bits_uop_iq_type}, {stq_15_bits_uop_iq_type}, {stq_14_bits_uop_iq_type}, {stq_13_bits_uop_iq_type}, {stq_12_bits_uop_iq_type}, {stq_11_bits_uop_iq_type}, {stq_10_bits_uop_iq_type}, {stq_9_bits_uop_iq_type}, {stq_8_bits_uop_iq_type}, {stq_7_bits_uop_iq_type}, {stq_6_bits_uop_iq_type}, {stq_5_bits_uop_iq_type}, {stq_4_bits_uop_iq_type}, {stq_3_bits_uop_iq_type}, {stq_2_bits_uop_iq_type}, {stq_1_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][9:0]  _GEN_11 = {{stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_23_bits_uop_fu_code}, {stq_22_bits_uop_fu_code}, {stq_21_bits_uop_fu_code}, {stq_20_bits_uop_fu_code}, {stq_19_bits_uop_fu_code}, {stq_18_bits_uop_fu_code}, {stq_17_bits_uop_fu_code}, {stq_16_bits_uop_fu_code}, {stq_15_bits_uop_fu_code}, {stq_14_bits_uop_fu_code}, {stq_13_bits_uop_fu_code}, {stq_12_bits_uop_fu_code}, {stq_11_bits_uop_fu_code}, {stq_10_bits_uop_fu_code}, {stq_9_bits_uop_fu_code}, {stq_8_bits_uop_fu_code}, {stq_7_bits_uop_fu_code}, {stq_6_bits_uop_fu_code}, {stq_5_bits_uop_fu_code}, {stq_4_bits_uop_fu_code}, {stq_3_bits_uop_fu_code}, {stq_2_bits_uop_fu_code}, {stq_1_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][3:0]  _GEN_12 = {{stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_23_bits_uop_ctrl_br_type}, {stq_22_bits_uop_ctrl_br_type}, {stq_21_bits_uop_ctrl_br_type}, {stq_20_bits_uop_ctrl_br_type}, {stq_19_bits_uop_ctrl_br_type}, {stq_18_bits_uop_ctrl_br_type}, {stq_17_bits_uop_ctrl_br_type}, {stq_16_bits_uop_ctrl_br_type}, {stq_15_bits_uop_ctrl_br_type}, {stq_14_bits_uop_ctrl_br_type}, {stq_13_bits_uop_ctrl_br_type}, {stq_12_bits_uop_ctrl_br_type}, {stq_11_bits_uop_ctrl_br_type}, {stq_10_bits_uop_ctrl_br_type}, {stq_9_bits_uop_ctrl_br_type}, {stq_8_bits_uop_ctrl_br_type}, {stq_7_bits_uop_ctrl_br_type}, {stq_6_bits_uop_ctrl_br_type}, {stq_5_bits_uop_ctrl_br_type}, {stq_4_bits_uop_ctrl_br_type}, {stq_3_bits_uop_ctrl_br_type}, {stq_2_bits_uop_ctrl_br_type}, {stq_1_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_13 = {{stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_23_bits_uop_ctrl_op1_sel}, {stq_22_bits_uop_ctrl_op1_sel}, {stq_21_bits_uop_ctrl_op1_sel}, {stq_20_bits_uop_ctrl_op1_sel}, {stq_19_bits_uop_ctrl_op1_sel}, {stq_18_bits_uop_ctrl_op1_sel}, {stq_17_bits_uop_ctrl_op1_sel}, {stq_16_bits_uop_ctrl_op1_sel}, {stq_15_bits_uop_ctrl_op1_sel}, {stq_14_bits_uop_ctrl_op1_sel}, {stq_13_bits_uop_ctrl_op1_sel}, {stq_12_bits_uop_ctrl_op1_sel}, {stq_11_bits_uop_ctrl_op1_sel}, {stq_10_bits_uop_ctrl_op1_sel}, {stq_9_bits_uop_ctrl_op1_sel}, {stq_8_bits_uop_ctrl_op1_sel}, {stq_7_bits_uop_ctrl_op1_sel}, {stq_6_bits_uop_ctrl_op1_sel}, {stq_5_bits_uop_ctrl_op1_sel}, {stq_4_bits_uop_ctrl_op1_sel}, {stq_3_bits_uop_ctrl_op1_sel}, {stq_2_bits_uop_ctrl_op1_sel}, {stq_1_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][2:0]  _GEN_14 = {{stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_23_bits_uop_ctrl_op2_sel}, {stq_22_bits_uop_ctrl_op2_sel}, {stq_21_bits_uop_ctrl_op2_sel}, {stq_20_bits_uop_ctrl_op2_sel}, {stq_19_bits_uop_ctrl_op2_sel}, {stq_18_bits_uop_ctrl_op2_sel}, {stq_17_bits_uop_ctrl_op2_sel}, {stq_16_bits_uop_ctrl_op2_sel}, {stq_15_bits_uop_ctrl_op2_sel}, {stq_14_bits_uop_ctrl_op2_sel}, {stq_13_bits_uop_ctrl_op2_sel}, {stq_12_bits_uop_ctrl_op2_sel}, {stq_11_bits_uop_ctrl_op2_sel}, {stq_10_bits_uop_ctrl_op2_sel}, {stq_9_bits_uop_ctrl_op2_sel}, {stq_8_bits_uop_ctrl_op2_sel}, {stq_7_bits_uop_ctrl_op2_sel}, {stq_6_bits_uop_ctrl_op2_sel}, {stq_5_bits_uop_ctrl_op2_sel}, {stq_4_bits_uop_ctrl_op2_sel}, {stq_3_bits_uop_ctrl_op2_sel}, {stq_2_bits_uop_ctrl_op2_sel}, {stq_1_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][2:0]  _GEN_15 = {{stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_23_bits_uop_ctrl_imm_sel}, {stq_22_bits_uop_ctrl_imm_sel}, {stq_21_bits_uop_ctrl_imm_sel}, {stq_20_bits_uop_ctrl_imm_sel}, {stq_19_bits_uop_ctrl_imm_sel}, {stq_18_bits_uop_ctrl_imm_sel}, {stq_17_bits_uop_ctrl_imm_sel}, {stq_16_bits_uop_ctrl_imm_sel}, {stq_15_bits_uop_ctrl_imm_sel}, {stq_14_bits_uop_ctrl_imm_sel}, {stq_13_bits_uop_ctrl_imm_sel}, {stq_12_bits_uop_ctrl_imm_sel}, {stq_11_bits_uop_ctrl_imm_sel}, {stq_10_bits_uop_ctrl_imm_sel}, {stq_9_bits_uop_ctrl_imm_sel}, {stq_8_bits_uop_ctrl_imm_sel}, {stq_7_bits_uop_ctrl_imm_sel}, {stq_6_bits_uop_ctrl_imm_sel}, {stq_5_bits_uop_ctrl_imm_sel}, {stq_4_bits_uop_ctrl_imm_sel}, {stq_3_bits_uop_ctrl_imm_sel}, {stq_2_bits_uop_ctrl_imm_sel}, {stq_1_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][3:0]  _GEN_16 = {{stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_23_bits_uop_ctrl_op_fcn}, {stq_22_bits_uop_ctrl_op_fcn}, {stq_21_bits_uop_ctrl_op_fcn}, {stq_20_bits_uop_ctrl_op_fcn}, {stq_19_bits_uop_ctrl_op_fcn}, {stq_18_bits_uop_ctrl_op_fcn}, {stq_17_bits_uop_ctrl_op_fcn}, {stq_16_bits_uop_ctrl_op_fcn}, {stq_15_bits_uop_ctrl_op_fcn}, {stq_14_bits_uop_ctrl_op_fcn}, {stq_13_bits_uop_ctrl_op_fcn}, {stq_12_bits_uop_ctrl_op_fcn}, {stq_11_bits_uop_ctrl_op_fcn}, {stq_10_bits_uop_ctrl_op_fcn}, {stq_9_bits_uop_ctrl_op_fcn}, {stq_8_bits_uop_ctrl_op_fcn}, {stq_7_bits_uop_ctrl_op_fcn}, {stq_6_bits_uop_ctrl_op_fcn}, {stq_5_bits_uop_ctrl_op_fcn}, {stq_4_bits_uop_ctrl_op_fcn}, {stq_3_bits_uop_ctrl_op_fcn}, {stq_2_bits_uop_ctrl_op_fcn}, {stq_1_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_17 = {{stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_23_bits_uop_ctrl_fcn_dw}, {stq_22_bits_uop_ctrl_fcn_dw}, {stq_21_bits_uop_ctrl_fcn_dw}, {stq_20_bits_uop_ctrl_fcn_dw}, {stq_19_bits_uop_ctrl_fcn_dw}, {stq_18_bits_uop_ctrl_fcn_dw}, {stq_17_bits_uop_ctrl_fcn_dw}, {stq_16_bits_uop_ctrl_fcn_dw}, {stq_15_bits_uop_ctrl_fcn_dw}, {stq_14_bits_uop_ctrl_fcn_dw}, {stq_13_bits_uop_ctrl_fcn_dw}, {stq_12_bits_uop_ctrl_fcn_dw}, {stq_11_bits_uop_ctrl_fcn_dw}, {stq_10_bits_uop_ctrl_fcn_dw}, {stq_9_bits_uop_ctrl_fcn_dw}, {stq_8_bits_uop_ctrl_fcn_dw}, {stq_7_bits_uop_ctrl_fcn_dw}, {stq_6_bits_uop_ctrl_fcn_dw}, {stq_5_bits_uop_ctrl_fcn_dw}, {stq_4_bits_uop_ctrl_fcn_dw}, {stq_3_bits_uop_ctrl_fcn_dw}, {stq_2_bits_uop_ctrl_fcn_dw}, {stq_1_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][2:0]  _GEN_18 = {{stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_23_bits_uop_ctrl_csr_cmd}, {stq_22_bits_uop_ctrl_csr_cmd}, {stq_21_bits_uop_ctrl_csr_cmd}, {stq_20_bits_uop_ctrl_csr_cmd}, {stq_19_bits_uop_ctrl_csr_cmd}, {stq_18_bits_uop_ctrl_csr_cmd}, {stq_17_bits_uop_ctrl_csr_cmd}, {stq_16_bits_uop_ctrl_csr_cmd}, {stq_15_bits_uop_ctrl_csr_cmd}, {stq_14_bits_uop_ctrl_csr_cmd}, {stq_13_bits_uop_ctrl_csr_cmd}, {stq_12_bits_uop_ctrl_csr_cmd}, {stq_11_bits_uop_ctrl_csr_cmd}, {stq_10_bits_uop_ctrl_csr_cmd}, {stq_9_bits_uop_ctrl_csr_cmd}, {stq_8_bits_uop_ctrl_csr_cmd}, {stq_7_bits_uop_ctrl_csr_cmd}, {stq_6_bits_uop_ctrl_csr_cmd}, {stq_5_bits_uop_ctrl_csr_cmd}, {stq_4_bits_uop_ctrl_csr_cmd}, {stq_3_bits_uop_ctrl_csr_cmd}, {stq_2_bits_uop_ctrl_csr_cmd}, {stq_1_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_19 = {{stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_23_bits_uop_ctrl_is_load}, {stq_22_bits_uop_ctrl_is_load}, {stq_21_bits_uop_ctrl_is_load}, {stq_20_bits_uop_ctrl_is_load}, {stq_19_bits_uop_ctrl_is_load}, {stq_18_bits_uop_ctrl_is_load}, {stq_17_bits_uop_ctrl_is_load}, {stq_16_bits_uop_ctrl_is_load}, {stq_15_bits_uop_ctrl_is_load}, {stq_14_bits_uop_ctrl_is_load}, {stq_13_bits_uop_ctrl_is_load}, {stq_12_bits_uop_ctrl_is_load}, {stq_11_bits_uop_ctrl_is_load}, {stq_10_bits_uop_ctrl_is_load}, {stq_9_bits_uop_ctrl_is_load}, {stq_8_bits_uop_ctrl_is_load}, {stq_7_bits_uop_ctrl_is_load}, {stq_6_bits_uop_ctrl_is_load}, {stq_5_bits_uop_ctrl_is_load}, {stq_4_bits_uop_ctrl_is_load}, {stq_3_bits_uop_ctrl_is_load}, {stq_2_bits_uop_ctrl_is_load}, {stq_1_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_20 = {{stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_23_bits_uop_ctrl_is_sta}, {stq_22_bits_uop_ctrl_is_sta}, {stq_21_bits_uop_ctrl_is_sta}, {stq_20_bits_uop_ctrl_is_sta}, {stq_19_bits_uop_ctrl_is_sta}, {stq_18_bits_uop_ctrl_is_sta}, {stq_17_bits_uop_ctrl_is_sta}, {stq_16_bits_uop_ctrl_is_sta}, {stq_15_bits_uop_ctrl_is_sta}, {stq_14_bits_uop_ctrl_is_sta}, {stq_13_bits_uop_ctrl_is_sta}, {stq_12_bits_uop_ctrl_is_sta}, {stq_11_bits_uop_ctrl_is_sta}, {stq_10_bits_uop_ctrl_is_sta}, {stq_9_bits_uop_ctrl_is_sta}, {stq_8_bits_uop_ctrl_is_sta}, {stq_7_bits_uop_ctrl_is_sta}, {stq_6_bits_uop_ctrl_is_sta}, {stq_5_bits_uop_ctrl_is_sta}, {stq_4_bits_uop_ctrl_is_sta}, {stq_3_bits_uop_ctrl_is_sta}, {stq_2_bits_uop_ctrl_is_sta}, {stq_1_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_21 = {{stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_23_bits_uop_ctrl_is_std}, {stq_22_bits_uop_ctrl_is_std}, {stq_21_bits_uop_ctrl_is_std}, {stq_20_bits_uop_ctrl_is_std}, {stq_19_bits_uop_ctrl_is_std}, {stq_18_bits_uop_ctrl_is_std}, {stq_17_bits_uop_ctrl_is_std}, {stq_16_bits_uop_ctrl_is_std}, {stq_15_bits_uop_ctrl_is_std}, {stq_14_bits_uop_ctrl_is_std}, {stq_13_bits_uop_ctrl_is_std}, {stq_12_bits_uop_ctrl_is_std}, {stq_11_bits_uop_ctrl_is_std}, {stq_10_bits_uop_ctrl_is_std}, {stq_9_bits_uop_ctrl_is_std}, {stq_8_bits_uop_ctrl_is_std}, {stq_7_bits_uop_ctrl_is_std}, {stq_6_bits_uop_ctrl_is_std}, {stq_5_bits_uop_ctrl_is_std}, {stq_4_bits_uop_ctrl_is_std}, {stq_3_bits_uop_ctrl_is_std}, {stq_2_bits_uop_ctrl_is_std}, {stq_1_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_22 = {{stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_23_bits_uop_iw_state}, {stq_22_bits_uop_iw_state}, {stq_21_bits_uop_iw_state}, {stq_20_bits_uop_iw_state}, {stq_19_bits_uop_iw_state}, {stq_18_bits_uop_iw_state}, {stq_17_bits_uop_iw_state}, {stq_16_bits_uop_iw_state}, {stq_15_bits_uop_iw_state}, {stq_14_bits_uop_iw_state}, {stq_13_bits_uop_iw_state}, {stq_12_bits_uop_iw_state}, {stq_11_bits_uop_iw_state}, {stq_10_bits_uop_iw_state}, {stq_9_bits_uop_iw_state}, {stq_8_bits_uop_iw_state}, {stq_7_bits_uop_iw_state}, {stq_6_bits_uop_iw_state}, {stq_5_bits_uop_iw_state}, {stq_4_bits_uop_iw_state}, {stq_3_bits_uop_iw_state}, {stq_2_bits_uop_iw_state}, {stq_1_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_23 = {{stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_23_bits_uop_iw_p1_poisoned}, {stq_22_bits_uop_iw_p1_poisoned}, {stq_21_bits_uop_iw_p1_poisoned}, {stq_20_bits_uop_iw_p1_poisoned}, {stq_19_bits_uop_iw_p1_poisoned}, {stq_18_bits_uop_iw_p1_poisoned}, {stq_17_bits_uop_iw_p1_poisoned}, {stq_16_bits_uop_iw_p1_poisoned}, {stq_15_bits_uop_iw_p1_poisoned}, {stq_14_bits_uop_iw_p1_poisoned}, {stq_13_bits_uop_iw_p1_poisoned}, {stq_12_bits_uop_iw_p1_poisoned}, {stq_11_bits_uop_iw_p1_poisoned}, {stq_10_bits_uop_iw_p1_poisoned}, {stq_9_bits_uop_iw_p1_poisoned}, {stq_8_bits_uop_iw_p1_poisoned}, {stq_7_bits_uop_iw_p1_poisoned}, {stq_6_bits_uop_iw_p1_poisoned}, {stq_5_bits_uop_iw_p1_poisoned}, {stq_4_bits_uop_iw_p1_poisoned}, {stq_3_bits_uop_iw_p1_poisoned}, {stq_2_bits_uop_iw_p1_poisoned}, {stq_1_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_24 = {{stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_23_bits_uop_iw_p2_poisoned}, {stq_22_bits_uop_iw_p2_poisoned}, {stq_21_bits_uop_iw_p2_poisoned}, {stq_20_bits_uop_iw_p2_poisoned}, {stq_19_bits_uop_iw_p2_poisoned}, {stq_18_bits_uop_iw_p2_poisoned}, {stq_17_bits_uop_iw_p2_poisoned}, {stq_16_bits_uop_iw_p2_poisoned}, {stq_15_bits_uop_iw_p2_poisoned}, {stq_14_bits_uop_iw_p2_poisoned}, {stq_13_bits_uop_iw_p2_poisoned}, {stq_12_bits_uop_iw_p2_poisoned}, {stq_11_bits_uop_iw_p2_poisoned}, {stq_10_bits_uop_iw_p2_poisoned}, {stq_9_bits_uop_iw_p2_poisoned}, {stq_8_bits_uop_iw_p2_poisoned}, {stq_7_bits_uop_iw_p2_poisoned}, {stq_6_bits_uop_iw_p2_poisoned}, {stq_5_bits_uop_iw_p2_poisoned}, {stq_4_bits_uop_iw_p2_poisoned}, {stq_3_bits_uop_iw_p2_poisoned}, {stq_2_bits_uop_iw_p2_poisoned}, {stq_1_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_25 = {{stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_23_bits_uop_is_br}, {stq_22_bits_uop_is_br}, {stq_21_bits_uop_is_br}, {stq_20_bits_uop_is_br}, {stq_19_bits_uop_is_br}, {stq_18_bits_uop_is_br}, {stq_17_bits_uop_is_br}, {stq_16_bits_uop_is_br}, {stq_15_bits_uop_is_br}, {stq_14_bits_uop_is_br}, {stq_13_bits_uop_is_br}, {stq_12_bits_uop_is_br}, {stq_11_bits_uop_is_br}, {stq_10_bits_uop_is_br}, {stq_9_bits_uop_is_br}, {stq_8_bits_uop_is_br}, {stq_7_bits_uop_is_br}, {stq_6_bits_uop_is_br}, {stq_5_bits_uop_is_br}, {stq_4_bits_uop_is_br}, {stq_3_bits_uop_is_br}, {stq_2_bits_uop_is_br}, {stq_1_bits_uop_is_br}, {stq_0_bits_uop_is_br}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_26 = {{stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_23_bits_uop_is_jalr}, {stq_22_bits_uop_is_jalr}, {stq_21_bits_uop_is_jalr}, {stq_20_bits_uop_is_jalr}, {stq_19_bits_uop_is_jalr}, {stq_18_bits_uop_is_jalr}, {stq_17_bits_uop_is_jalr}, {stq_16_bits_uop_is_jalr}, {stq_15_bits_uop_is_jalr}, {stq_14_bits_uop_is_jalr}, {stq_13_bits_uop_is_jalr}, {stq_12_bits_uop_is_jalr}, {stq_11_bits_uop_is_jalr}, {stq_10_bits_uop_is_jalr}, {stq_9_bits_uop_is_jalr}, {stq_8_bits_uop_is_jalr}, {stq_7_bits_uop_is_jalr}, {stq_6_bits_uop_is_jalr}, {stq_5_bits_uop_is_jalr}, {stq_4_bits_uop_is_jalr}, {stq_3_bits_uop_is_jalr}, {stq_2_bits_uop_is_jalr}, {stq_1_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_27 = {{stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_23_bits_uop_is_jal}, {stq_22_bits_uop_is_jal}, {stq_21_bits_uop_is_jal}, {stq_20_bits_uop_is_jal}, {stq_19_bits_uop_is_jal}, {stq_18_bits_uop_is_jal}, {stq_17_bits_uop_is_jal}, {stq_16_bits_uop_is_jal}, {stq_15_bits_uop_is_jal}, {stq_14_bits_uop_is_jal}, {stq_13_bits_uop_is_jal}, {stq_12_bits_uop_is_jal}, {stq_11_bits_uop_is_jal}, {stq_10_bits_uop_is_jal}, {stq_9_bits_uop_is_jal}, {stq_8_bits_uop_is_jal}, {stq_7_bits_uop_is_jal}, {stq_6_bits_uop_is_jal}, {stq_5_bits_uop_is_jal}, {stq_4_bits_uop_is_jal}, {stq_3_bits_uop_is_jal}, {stq_2_bits_uop_is_jal}, {stq_1_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_28 = {{stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_23_bits_uop_is_sfb}, {stq_22_bits_uop_is_sfb}, {stq_21_bits_uop_is_sfb}, {stq_20_bits_uop_is_sfb}, {stq_19_bits_uop_is_sfb}, {stq_18_bits_uop_is_sfb}, {stq_17_bits_uop_is_sfb}, {stq_16_bits_uop_is_sfb}, {stq_15_bits_uop_is_sfb}, {stq_14_bits_uop_is_sfb}, {stq_13_bits_uop_is_sfb}, {stq_12_bits_uop_is_sfb}, {stq_11_bits_uop_is_sfb}, {stq_10_bits_uop_is_sfb}, {stq_9_bits_uop_is_sfb}, {stq_8_bits_uop_is_sfb}, {stq_7_bits_uop_is_sfb}, {stq_6_bits_uop_is_sfb}, {stq_5_bits_uop_is_sfb}, {stq_4_bits_uop_is_sfb}, {stq_3_bits_uop_is_sfb}, {stq_2_bits_uop_is_sfb}, {stq_1_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][15:0] _GEN_29 = {{stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_23_bits_uop_br_mask}, {stq_22_bits_uop_br_mask}, {stq_21_bits_uop_br_mask}, {stq_20_bits_uop_br_mask}, {stq_19_bits_uop_br_mask}, {stq_18_bits_uop_br_mask}, {stq_17_bits_uop_br_mask}, {stq_16_bits_uop_br_mask}, {stq_15_bits_uop_br_mask}, {stq_14_bits_uop_br_mask}, {stq_13_bits_uop_br_mask}, {stq_12_bits_uop_br_mask}, {stq_11_bits_uop_br_mask}, {stq_10_bits_uop_br_mask}, {stq_9_bits_uop_br_mask}, {stq_8_bits_uop_br_mask}, {stq_7_bits_uop_br_mask}, {stq_6_bits_uop_br_mask}, {stq_5_bits_uop_br_mask}, {stq_4_bits_uop_br_mask}, {stq_3_bits_uop_br_mask}, {stq_2_bits_uop_br_mask}, {stq_1_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][3:0]  _GEN_30 = {{stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_23_bits_uop_br_tag}, {stq_22_bits_uop_br_tag}, {stq_21_bits_uop_br_tag}, {stq_20_bits_uop_br_tag}, {stq_19_bits_uop_br_tag}, {stq_18_bits_uop_br_tag}, {stq_17_bits_uop_br_tag}, {stq_16_bits_uop_br_tag}, {stq_15_bits_uop_br_tag}, {stq_14_bits_uop_br_tag}, {stq_13_bits_uop_br_tag}, {stq_12_bits_uop_br_tag}, {stq_11_bits_uop_br_tag}, {stq_10_bits_uop_br_tag}, {stq_9_bits_uop_br_tag}, {stq_8_bits_uop_br_tag}, {stq_7_bits_uop_br_tag}, {stq_6_bits_uop_br_tag}, {stq_5_bits_uop_br_tag}, {stq_4_bits_uop_br_tag}, {stq_3_bits_uop_br_tag}, {stq_2_bits_uop_br_tag}, {stq_1_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][4:0]  _GEN_31 = {{stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_23_bits_uop_ftq_idx}, {stq_22_bits_uop_ftq_idx}, {stq_21_bits_uop_ftq_idx}, {stq_20_bits_uop_ftq_idx}, {stq_19_bits_uop_ftq_idx}, {stq_18_bits_uop_ftq_idx}, {stq_17_bits_uop_ftq_idx}, {stq_16_bits_uop_ftq_idx}, {stq_15_bits_uop_ftq_idx}, {stq_14_bits_uop_ftq_idx}, {stq_13_bits_uop_ftq_idx}, {stq_12_bits_uop_ftq_idx}, {stq_11_bits_uop_ftq_idx}, {stq_10_bits_uop_ftq_idx}, {stq_9_bits_uop_ftq_idx}, {stq_8_bits_uop_ftq_idx}, {stq_7_bits_uop_ftq_idx}, {stq_6_bits_uop_ftq_idx}, {stq_5_bits_uop_ftq_idx}, {stq_4_bits_uop_ftq_idx}, {stq_3_bits_uop_ftq_idx}, {stq_2_bits_uop_ftq_idx}, {stq_1_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_32 = {{stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_23_bits_uop_edge_inst}, {stq_22_bits_uop_edge_inst}, {stq_21_bits_uop_edge_inst}, {stq_20_bits_uop_edge_inst}, {stq_19_bits_uop_edge_inst}, {stq_18_bits_uop_edge_inst}, {stq_17_bits_uop_edge_inst}, {stq_16_bits_uop_edge_inst}, {stq_15_bits_uop_edge_inst}, {stq_14_bits_uop_edge_inst}, {stq_13_bits_uop_edge_inst}, {stq_12_bits_uop_edge_inst}, {stq_11_bits_uop_edge_inst}, {stq_10_bits_uop_edge_inst}, {stq_9_bits_uop_edge_inst}, {stq_8_bits_uop_edge_inst}, {stq_7_bits_uop_edge_inst}, {stq_6_bits_uop_edge_inst}, {stq_5_bits_uop_edge_inst}, {stq_4_bits_uop_edge_inst}, {stq_3_bits_uop_edge_inst}, {stq_2_bits_uop_edge_inst}, {stq_1_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][5:0]  _GEN_33 = {{stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_23_bits_uop_pc_lob}, {stq_22_bits_uop_pc_lob}, {stq_21_bits_uop_pc_lob}, {stq_20_bits_uop_pc_lob}, {stq_19_bits_uop_pc_lob}, {stq_18_bits_uop_pc_lob}, {stq_17_bits_uop_pc_lob}, {stq_16_bits_uop_pc_lob}, {stq_15_bits_uop_pc_lob}, {stq_14_bits_uop_pc_lob}, {stq_13_bits_uop_pc_lob}, {stq_12_bits_uop_pc_lob}, {stq_11_bits_uop_pc_lob}, {stq_10_bits_uop_pc_lob}, {stq_9_bits_uop_pc_lob}, {stq_8_bits_uop_pc_lob}, {stq_7_bits_uop_pc_lob}, {stq_6_bits_uop_pc_lob}, {stq_5_bits_uop_pc_lob}, {stq_4_bits_uop_pc_lob}, {stq_3_bits_uop_pc_lob}, {stq_2_bits_uop_pc_lob}, {stq_1_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_34 = {{stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_23_bits_uop_taken}, {stq_22_bits_uop_taken}, {stq_21_bits_uop_taken}, {stq_20_bits_uop_taken}, {stq_19_bits_uop_taken}, {stq_18_bits_uop_taken}, {stq_17_bits_uop_taken}, {stq_16_bits_uop_taken}, {stq_15_bits_uop_taken}, {stq_14_bits_uop_taken}, {stq_13_bits_uop_taken}, {stq_12_bits_uop_taken}, {stq_11_bits_uop_taken}, {stq_10_bits_uop_taken}, {stq_9_bits_uop_taken}, {stq_8_bits_uop_taken}, {stq_7_bits_uop_taken}, {stq_6_bits_uop_taken}, {stq_5_bits_uop_taken}, {stq_4_bits_uop_taken}, {stq_3_bits_uop_taken}, {stq_2_bits_uop_taken}, {stq_1_bits_uop_taken}, {stq_0_bits_uop_taken}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][19:0] _GEN_35 = {{stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_23_bits_uop_imm_packed}, {stq_22_bits_uop_imm_packed}, {stq_21_bits_uop_imm_packed}, {stq_20_bits_uop_imm_packed}, {stq_19_bits_uop_imm_packed}, {stq_18_bits_uop_imm_packed}, {stq_17_bits_uop_imm_packed}, {stq_16_bits_uop_imm_packed}, {stq_15_bits_uop_imm_packed}, {stq_14_bits_uop_imm_packed}, {stq_13_bits_uop_imm_packed}, {stq_12_bits_uop_imm_packed}, {stq_11_bits_uop_imm_packed}, {stq_10_bits_uop_imm_packed}, {stq_9_bits_uop_imm_packed}, {stq_8_bits_uop_imm_packed}, {stq_7_bits_uop_imm_packed}, {stq_6_bits_uop_imm_packed}, {stq_5_bits_uop_imm_packed}, {stq_4_bits_uop_imm_packed}, {stq_3_bits_uop_imm_packed}, {stq_2_bits_uop_imm_packed}, {stq_1_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][11:0] _GEN_36 = {{stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_23_bits_uop_csr_addr}, {stq_22_bits_uop_csr_addr}, {stq_21_bits_uop_csr_addr}, {stq_20_bits_uop_csr_addr}, {stq_19_bits_uop_csr_addr}, {stq_18_bits_uop_csr_addr}, {stq_17_bits_uop_csr_addr}, {stq_16_bits_uop_csr_addr}, {stq_15_bits_uop_csr_addr}, {stq_14_bits_uop_csr_addr}, {stq_13_bits_uop_csr_addr}, {stq_12_bits_uop_csr_addr}, {stq_11_bits_uop_csr_addr}, {stq_10_bits_uop_csr_addr}, {stq_9_bits_uop_csr_addr}, {stq_8_bits_uop_csr_addr}, {stq_7_bits_uop_csr_addr}, {stq_6_bits_uop_csr_addr}, {stq_5_bits_uop_csr_addr}, {stq_4_bits_uop_csr_addr}, {stq_3_bits_uop_csr_addr}, {stq_2_bits_uop_csr_addr}, {stq_1_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][6:0]  _GEN_37 = {{stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_23_bits_uop_rob_idx}, {stq_22_bits_uop_rob_idx}, {stq_21_bits_uop_rob_idx}, {stq_20_bits_uop_rob_idx}, {stq_19_bits_uop_rob_idx}, {stq_18_bits_uop_rob_idx}, {stq_17_bits_uop_rob_idx}, {stq_16_bits_uop_rob_idx}, {stq_15_bits_uop_rob_idx}, {stq_14_bits_uop_rob_idx}, {stq_13_bits_uop_rob_idx}, {stq_12_bits_uop_rob_idx}, {stq_11_bits_uop_rob_idx}, {stq_10_bits_uop_rob_idx}, {stq_9_bits_uop_rob_idx}, {stq_8_bits_uop_rob_idx}, {stq_7_bits_uop_rob_idx}, {stq_6_bits_uop_rob_idx}, {stq_5_bits_uop_rob_idx}, {stq_4_bits_uop_rob_idx}, {stq_3_bits_uop_rob_idx}, {stq_2_bits_uop_rob_idx}, {stq_1_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][4:0]  _GEN_38 = {{stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_23_bits_uop_ldq_idx}, {stq_22_bits_uop_ldq_idx}, {stq_21_bits_uop_ldq_idx}, {stq_20_bits_uop_ldq_idx}, {stq_19_bits_uop_ldq_idx}, {stq_18_bits_uop_ldq_idx}, {stq_17_bits_uop_ldq_idx}, {stq_16_bits_uop_ldq_idx}, {stq_15_bits_uop_ldq_idx}, {stq_14_bits_uop_ldq_idx}, {stq_13_bits_uop_ldq_idx}, {stq_12_bits_uop_ldq_idx}, {stq_11_bits_uop_ldq_idx}, {stq_10_bits_uop_ldq_idx}, {stq_9_bits_uop_ldq_idx}, {stq_8_bits_uop_ldq_idx}, {stq_7_bits_uop_ldq_idx}, {stq_6_bits_uop_ldq_idx}, {stq_5_bits_uop_ldq_idx}, {stq_4_bits_uop_ldq_idx}, {stq_3_bits_uop_ldq_idx}, {stq_2_bits_uop_ldq_idx}, {stq_1_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][4:0]  _GEN_39 = {{stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_23_bits_uop_stq_idx}, {stq_22_bits_uop_stq_idx}, {stq_21_bits_uop_stq_idx}, {stq_20_bits_uop_stq_idx}, {stq_19_bits_uop_stq_idx}, {stq_18_bits_uop_stq_idx}, {stq_17_bits_uop_stq_idx}, {stq_16_bits_uop_stq_idx}, {stq_15_bits_uop_stq_idx}, {stq_14_bits_uop_stq_idx}, {stq_13_bits_uop_stq_idx}, {stq_12_bits_uop_stq_idx}, {stq_11_bits_uop_stq_idx}, {stq_10_bits_uop_stq_idx}, {stq_9_bits_uop_stq_idx}, {stq_8_bits_uop_stq_idx}, {stq_7_bits_uop_stq_idx}, {stq_6_bits_uop_stq_idx}, {stq_5_bits_uop_stq_idx}, {stq_4_bits_uop_stq_idx}, {stq_3_bits_uop_stq_idx}, {stq_2_bits_uop_stq_idx}, {stq_1_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_40 = {{stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_23_bits_uop_rxq_idx}, {stq_22_bits_uop_rxq_idx}, {stq_21_bits_uop_rxq_idx}, {stq_20_bits_uop_rxq_idx}, {stq_19_bits_uop_rxq_idx}, {stq_18_bits_uop_rxq_idx}, {stq_17_bits_uop_rxq_idx}, {stq_16_bits_uop_rxq_idx}, {stq_15_bits_uop_rxq_idx}, {stq_14_bits_uop_rxq_idx}, {stq_13_bits_uop_rxq_idx}, {stq_12_bits_uop_rxq_idx}, {stq_11_bits_uop_rxq_idx}, {stq_10_bits_uop_rxq_idx}, {stq_9_bits_uop_rxq_idx}, {stq_8_bits_uop_rxq_idx}, {stq_7_bits_uop_rxq_idx}, {stq_6_bits_uop_rxq_idx}, {stq_5_bits_uop_rxq_idx}, {stq_4_bits_uop_rxq_idx}, {stq_3_bits_uop_rxq_idx}, {stq_2_bits_uop_rxq_idx}, {stq_1_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][6:0]  _GEN_41 = {{stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_23_bits_uop_pdst}, {stq_22_bits_uop_pdst}, {stq_21_bits_uop_pdst}, {stq_20_bits_uop_pdst}, {stq_19_bits_uop_pdst}, {stq_18_bits_uop_pdst}, {stq_17_bits_uop_pdst}, {stq_16_bits_uop_pdst}, {stq_15_bits_uop_pdst}, {stq_14_bits_uop_pdst}, {stq_13_bits_uop_pdst}, {stq_12_bits_uop_pdst}, {stq_11_bits_uop_pdst}, {stq_10_bits_uop_pdst}, {stq_9_bits_uop_pdst}, {stq_8_bits_uop_pdst}, {stq_7_bits_uop_pdst}, {stq_6_bits_uop_pdst}, {stq_5_bits_uop_pdst}, {stq_4_bits_uop_pdst}, {stq_3_bits_uop_pdst}, {stq_2_bits_uop_pdst}, {stq_1_bits_uop_pdst}, {stq_0_bits_uop_pdst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][6:0]  _GEN_42 = {{stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_23_bits_uop_prs1}, {stq_22_bits_uop_prs1}, {stq_21_bits_uop_prs1}, {stq_20_bits_uop_prs1}, {stq_19_bits_uop_prs1}, {stq_18_bits_uop_prs1}, {stq_17_bits_uop_prs1}, {stq_16_bits_uop_prs1}, {stq_15_bits_uop_prs1}, {stq_14_bits_uop_prs1}, {stq_13_bits_uop_prs1}, {stq_12_bits_uop_prs1}, {stq_11_bits_uop_prs1}, {stq_10_bits_uop_prs1}, {stq_9_bits_uop_prs1}, {stq_8_bits_uop_prs1}, {stq_7_bits_uop_prs1}, {stq_6_bits_uop_prs1}, {stq_5_bits_uop_prs1}, {stq_4_bits_uop_prs1}, {stq_3_bits_uop_prs1}, {stq_2_bits_uop_prs1}, {stq_1_bits_uop_prs1}, {stq_0_bits_uop_prs1}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][6:0]  _GEN_43 = {{stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_23_bits_uop_prs2}, {stq_22_bits_uop_prs2}, {stq_21_bits_uop_prs2}, {stq_20_bits_uop_prs2}, {stq_19_bits_uop_prs2}, {stq_18_bits_uop_prs2}, {stq_17_bits_uop_prs2}, {stq_16_bits_uop_prs2}, {stq_15_bits_uop_prs2}, {stq_14_bits_uop_prs2}, {stq_13_bits_uop_prs2}, {stq_12_bits_uop_prs2}, {stq_11_bits_uop_prs2}, {stq_10_bits_uop_prs2}, {stq_9_bits_uop_prs2}, {stq_8_bits_uop_prs2}, {stq_7_bits_uop_prs2}, {stq_6_bits_uop_prs2}, {stq_5_bits_uop_prs2}, {stq_4_bits_uop_prs2}, {stq_3_bits_uop_prs2}, {stq_2_bits_uop_prs2}, {stq_1_bits_uop_prs2}, {stq_0_bits_uop_prs2}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][6:0]  _GEN_44 = {{stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_23_bits_uop_prs3}, {stq_22_bits_uop_prs3}, {stq_21_bits_uop_prs3}, {stq_20_bits_uop_prs3}, {stq_19_bits_uop_prs3}, {stq_18_bits_uop_prs3}, {stq_17_bits_uop_prs3}, {stq_16_bits_uop_prs3}, {stq_15_bits_uop_prs3}, {stq_14_bits_uop_prs3}, {stq_13_bits_uop_prs3}, {stq_12_bits_uop_prs3}, {stq_11_bits_uop_prs3}, {stq_10_bits_uop_prs3}, {stq_9_bits_uop_prs3}, {stq_8_bits_uop_prs3}, {stq_7_bits_uop_prs3}, {stq_6_bits_uop_prs3}, {stq_5_bits_uop_prs3}, {stq_4_bits_uop_prs3}, {stq_3_bits_uop_prs3}, {stq_2_bits_uop_prs3}, {stq_1_bits_uop_prs3}, {stq_0_bits_uop_prs3}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][4:0]  _GEN_45 = {{stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_23_bits_uop_ppred}, {stq_22_bits_uop_ppred}, {stq_21_bits_uop_ppred}, {stq_20_bits_uop_ppred}, {stq_19_bits_uop_ppred}, {stq_18_bits_uop_ppred}, {stq_17_bits_uop_ppred}, {stq_16_bits_uop_ppred}, {stq_15_bits_uop_ppred}, {stq_14_bits_uop_ppred}, {stq_13_bits_uop_ppred}, {stq_12_bits_uop_ppred}, {stq_11_bits_uop_ppred}, {stq_10_bits_uop_ppred}, {stq_9_bits_uop_ppred}, {stq_8_bits_uop_ppred}, {stq_7_bits_uop_ppred}, {stq_6_bits_uop_ppred}, {stq_5_bits_uop_ppred}, {stq_4_bits_uop_ppred}, {stq_3_bits_uop_ppred}, {stq_2_bits_uop_ppred}, {stq_1_bits_uop_ppred}, {stq_0_bits_uop_ppred}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_46 = {{stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_23_bits_uop_prs1_busy}, {stq_22_bits_uop_prs1_busy}, {stq_21_bits_uop_prs1_busy}, {stq_20_bits_uop_prs1_busy}, {stq_19_bits_uop_prs1_busy}, {stq_18_bits_uop_prs1_busy}, {stq_17_bits_uop_prs1_busy}, {stq_16_bits_uop_prs1_busy}, {stq_15_bits_uop_prs1_busy}, {stq_14_bits_uop_prs1_busy}, {stq_13_bits_uop_prs1_busy}, {stq_12_bits_uop_prs1_busy}, {stq_11_bits_uop_prs1_busy}, {stq_10_bits_uop_prs1_busy}, {stq_9_bits_uop_prs1_busy}, {stq_8_bits_uop_prs1_busy}, {stq_7_bits_uop_prs1_busy}, {stq_6_bits_uop_prs1_busy}, {stq_5_bits_uop_prs1_busy}, {stq_4_bits_uop_prs1_busy}, {stq_3_bits_uop_prs1_busy}, {stq_2_bits_uop_prs1_busy}, {stq_1_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_47 = {{stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_23_bits_uop_prs2_busy}, {stq_22_bits_uop_prs2_busy}, {stq_21_bits_uop_prs2_busy}, {stq_20_bits_uop_prs2_busy}, {stq_19_bits_uop_prs2_busy}, {stq_18_bits_uop_prs2_busy}, {stq_17_bits_uop_prs2_busy}, {stq_16_bits_uop_prs2_busy}, {stq_15_bits_uop_prs2_busy}, {stq_14_bits_uop_prs2_busy}, {stq_13_bits_uop_prs2_busy}, {stq_12_bits_uop_prs2_busy}, {stq_11_bits_uop_prs2_busy}, {stq_10_bits_uop_prs2_busy}, {stq_9_bits_uop_prs2_busy}, {stq_8_bits_uop_prs2_busy}, {stq_7_bits_uop_prs2_busy}, {stq_6_bits_uop_prs2_busy}, {stq_5_bits_uop_prs2_busy}, {stq_4_bits_uop_prs2_busy}, {stq_3_bits_uop_prs2_busy}, {stq_2_bits_uop_prs2_busy}, {stq_1_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_48 = {{stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_23_bits_uop_prs3_busy}, {stq_22_bits_uop_prs3_busy}, {stq_21_bits_uop_prs3_busy}, {stq_20_bits_uop_prs3_busy}, {stq_19_bits_uop_prs3_busy}, {stq_18_bits_uop_prs3_busy}, {stq_17_bits_uop_prs3_busy}, {stq_16_bits_uop_prs3_busy}, {stq_15_bits_uop_prs3_busy}, {stq_14_bits_uop_prs3_busy}, {stq_13_bits_uop_prs3_busy}, {stq_12_bits_uop_prs3_busy}, {stq_11_bits_uop_prs3_busy}, {stq_10_bits_uop_prs3_busy}, {stq_9_bits_uop_prs3_busy}, {stq_8_bits_uop_prs3_busy}, {stq_7_bits_uop_prs3_busy}, {stq_6_bits_uop_prs3_busy}, {stq_5_bits_uop_prs3_busy}, {stq_4_bits_uop_prs3_busy}, {stq_3_bits_uop_prs3_busy}, {stq_2_bits_uop_prs3_busy}, {stq_1_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_49 = {{stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_23_bits_uop_ppred_busy}, {stq_22_bits_uop_ppred_busy}, {stq_21_bits_uop_ppred_busy}, {stq_20_bits_uop_ppred_busy}, {stq_19_bits_uop_ppred_busy}, {stq_18_bits_uop_ppred_busy}, {stq_17_bits_uop_ppred_busy}, {stq_16_bits_uop_ppred_busy}, {stq_15_bits_uop_ppred_busy}, {stq_14_bits_uop_ppred_busy}, {stq_13_bits_uop_ppred_busy}, {stq_12_bits_uop_ppred_busy}, {stq_11_bits_uop_ppred_busy}, {stq_10_bits_uop_ppred_busy}, {stq_9_bits_uop_ppred_busy}, {stq_8_bits_uop_ppred_busy}, {stq_7_bits_uop_ppred_busy}, {stq_6_bits_uop_ppred_busy}, {stq_5_bits_uop_ppred_busy}, {stq_4_bits_uop_ppred_busy}, {stq_3_bits_uop_ppred_busy}, {stq_2_bits_uop_ppred_busy}, {stq_1_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][6:0]  _GEN_50 = {{stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_23_bits_uop_stale_pdst}, {stq_22_bits_uop_stale_pdst}, {stq_21_bits_uop_stale_pdst}, {stq_20_bits_uop_stale_pdst}, {stq_19_bits_uop_stale_pdst}, {stq_18_bits_uop_stale_pdst}, {stq_17_bits_uop_stale_pdst}, {stq_16_bits_uop_stale_pdst}, {stq_15_bits_uop_stale_pdst}, {stq_14_bits_uop_stale_pdst}, {stq_13_bits_uop_stale_pdst}, {stq_12_bits_uop_stale_pdst}, {stq_11_bits_uop_stale_pdst}, {stq_10_bits_uop_stale_pdst}, {stq_9_bits_uop_stale_pdst}, {stq_8_bits_uop_stale_pdst}, {stq_7_bits_uop_stale_pdst}, {stq_6_bits_uop_stale_pdst}, {stq_5_bits_uop_stale_pdst}, {stq_4_bits_uop_stale_pdst}, {stq_3_bits_uop_stale_pdst}, {stq_2_bits_uop_stale_pdst}, {stq_1_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_51 = {{stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_23_bits_uop_exception}, {stq_22_bits_uop_exception}, {stq_21_bits_uop_exception}, {stq_20_bits_uop_exception}, {stq_19_bits_uop_exception}, {stq_18_bits_uop_exception}, {stq_17_bits_uop_exception}, {stq_16_bits_uop_exception}, {stq_15_bits_uop_exception}, {stq_14_bits_uop_exception}, {stq_13_bits_uop_exception}, {stq_12_bits_uop_exception}, {stq_11_bits_uop_exception}, {stq_10_bits_uop_exception}, {stq_9_bits_uop_exception}, {stq_8_bits_uop_exception}, {stq_7_bits_uop_exception}, {stq_6_bits_uop_exception}, {stq_5_bits_uop_exception}, {stq_4_bits_uop_exception}, {stq_3_bits_uop_exception}, {stq_2_bits_uop_exception}, {stq_1_bits_uop_exception}, {stq_0_bits_uop_exception}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire              _GEN_52 = _GEN_51[stq_execute_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42]
  wire [31:0][63:0] _GEN_53 = {{stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_23_bits_uop_exc_cause}, {stq_22_bits_uop_exc_cause}, {stq_21_bits_uop_exc_cause}, {stq_20_bits_uop_exc_cause}, {stq_19_bits_uop_exc_cause}, {stq_18_bits_uop_exc_cause}, {stq_17_bits_uop_exc_cause}, {stq_16_bits_uop_exc_cause}, {stq_15_bits_uop_exc_cause}, {stq_14_bits_uop_exc_cause}, {stq_13_bits_uop_exc_cause}, {stq_12_bits_uop_exc_cause}, {stq_11_bits_uop_exc_cause}, {stq_10_bits_uop_exc_cause}, {stq_9_bits_uop_exc_cause}, {stq_8_bits_uop_exc_cause}, {stq_7_bits_uop_exc_cause}, {stq_6_bits_uop_exc_cause}, {stq_5_bits_uop_exc_cause}, {stq_4_bits_uop_exc_cause}, {stq_3_bits_uop_exc_cause}, {stq_2_bits_uop_exc_cause}, {stq_1_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_54 = {{stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_23_bits_uop_bypassable}, {stq_22_bits_uop_bypassable}, {stq_21_bits_uop_bypassable}, {stq_20_bits_uop_bypassable}, {stq_19_bits_uop_bypassable}, {stq_18_bits_uop_bypassable}, {stq_17_bits_uop_bypassable}, {stq_16_bits_uop_bypassable}, {stq_15_bits_uop_bypassable}, {stq_14_bits_uop_bypassable}, {stq_13_bits_uop_bypassable}, {stq_12_bits_uop_bypassable}, {stq_11_bits_uop_bypassable}, {stq_10_bits_uop_bypassable}, {stq_9_bits_uop_bypassable}, {stq_8_bits_uop_bypassable}, {stq_7_bits_uop_bypassable}, {stq_6_bits_uop_bypassable}, {stq_5_bits_uop_bypassable}, {stq_4_bits_uop_bypassable}, {stq_3_bits_uop_bypassable}, {stq_2_bits_uop_bypassable}, {stq_1_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][4:0]  _GEN_55 = {{stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_23_bits_uop_mem_cmd}, {stq_22_bits_uop_mem_cmd}, {stq_21_bits_uop_mem_cmd}, {stq_20_bits_uop_mem_cmd}, {stq_19_bits_uop_mem_cmd}, {stq_18_bits_uop_mem_cmd}, {stq_17_bits_uop_mem_cmd}, {stq_16_bits_uop_mem_cmd}, {stq_15_bits_uop_mem_cmd}, {stq_14_bits_uop_mem_cmd}, {stq_13_bits_uop_mem_cmd}, {stq_12_bits_uop_mem_cmd}, {stq_11_bits_uop_mem_cmd}, {stq_10_bits_uop_mem_cmd}, {stq_9_bits_uop_mem_cmd}, {stq_8_bits_uop_mem_cmd}, {stq_7_bits_uop_mem_cmd}, {stq_6_bits_uop_mem_cmd}, {stq_5_bits_uop_mem_cmd}, {stq_4_bits_uop_mem_cmd}, {stq_3_bits_uop_mem_cmd}, {stq_2_bits_uop_mem_cmd}, {stq_1_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_56 = {{stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_23_bits_uop_mem_size}, {stq_22_bits_uop_mem_size}, {stq_21_bits_uop_mem_size}, {stq_20_bits_uop_mem_size}, {stq_19_bits_uop_mem_size}, {stq_18_bits_uop_mem_size}, {stq_17_bits_uop_mem_size}, {stq_16_bits_uop_mem_size}, {stq_15_bits_uop_mem_size}, {stq_14_bits_uop_mem_size}, {stq_13_bits_uop_mem_size}, {stq_12_bits_uop_mem_size}, {stq_11_bits_uop_mem_size}, {stq_10_bits_uop_mem_size}, {stq_9_bits_uop_mem_size}, {stq_8_bits_uop_mem_size}, {stq_7_bits_uop_mem_size}, {stq_6_bits_uop_mem_size}, {stq_5_bits_uop_mem_size}, {stq_4_bits_uop_mem_size}, {stq_3_bits_uop_mem_size}, {stq_2_bits_uop_mem_size}, {stq_1_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [1:0]        dmem_req_0_bits_data_size = _GEN_56[stq_execute_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42]
  wire [31:0]       _GEN_57 = {{stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_23_bits_uop_mem_signed}, {stq_22_bits_uop_mem_signed}, {stq_21_bits_uop_mem_signed}, {stq_20_bits_uop_mem_signed}, {stq_19_bits_uop_mem_signed}, {stq_18_bits_uop_mem_signed}, {stq_17_bits_uop_mem_signed}, {stq_16_bits_uop_mem_signed}, {stq_15_bits_uop_mem_signed}, {stq_14_bits_uop_mem_signed}, {stq_13_bits_uop_mem_signed}, {stq_12_bits_uop_mem_signed}, {stq_11_bits_uop_mem_signed}, {stq_10_bits_uop_mem_signed}, {stq_9_bits_uop_mem_signed}, {stq_8_bits_uop_mem_signed}, {stq_7_bits_uop_mem_signed}, {stq_6_bits_uop_mem_signed}, {stq_5_bits_uop_mem_signed}, {stq_4_bits_uop_mem_signed}, {stq_3_bits_uop_mem_signed}, {stq_2_bits_uop_mem_signed}, {stq_1_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_58 = {{stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_23_bits_uop_is_fence}, {stq_22_bits_uop_is_fence}, {stq_21_bits_uop_is_fence}, {stq_20_bits_uop_is_fence}, {stq_19_bits_uop_is_fence}, {stq_18_bits_uop_is_fence}, {stq_17_bits_uop_is_fence}, {stq_16_bits_uop_is_fence}, {stq_15_bits_uop_is_fence}, {stq_14_bits_uop_is_fence}, {stq_13_bits_uop_is_fence}, {stq_12_bits_uop_is_fence}, {stq_11_bits_uop_is_fence}, {stq_10_bits_uop_is_fence}, {stq_9_bits_uop_is_fence}, {stq_8_bits_uop_is_fence}, {stq_7_bits_uop_is_fence}, {stq_6_bits_uop_is_fence}, {stq_5_bits_uop_is_fence}, {stq_4_bits_uop_is_fence}, {stq_3_bits_uop_is_fence}, {stq_2_bits_uop_is_fence}, {stq_1_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire              _GEN_59 = _GEN_58[stq_execute_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42]
  wire [31:0]       _GEN_60 = {{stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_23_bits_uop_is_fencei}, {stq_22_bits_uop_is_fencei}, {stq_21_bits_uop_is_fencei}, {stq_20_bits_uop_is_fencei}, {stq_19_bits_uop_is_fencei}, {stq_18_bits_uop_is_fencei}, {stq_17_bits_uop_is_fencei}, {stq_16_bits_uop_is_fencei}, {stq_15_bits_uop_is_fencei}, {stq_14_bits_uop_is_fencei}, {stq_13_bits_uop_is_fencei}, {stq_12_bits_uop_is_fencei}, {stq_11_bits_uop_is_fencei}, {stq_10_bits_uop_is_fencei}, {stq_9_bits_uop_is_fencei}, {stq_8_bits_uop_is_fencei}, {stq_7_bits_uop_is_fencei}, {stq_6_bits_uop_is_fencei}, {stq_5_bits_uop_is_fencei}, {stq_4_bits_uop_is_fencei}, {stq_3_bits_uop_is_fencei}, {stq_2_bits_uop_is_fencei}, {stq_1_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_61 = {{stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_23_bits_uop_is_amo}, {stq_22_bits_uop_is_amo}, {stq_21_bits_uop_is_amo}, {stq_20_bits_uop_is_amo}, {stq_19_bits_uop_is_amo}, {stq_18_bits_uop_is_amo}, {stq_17_bits_uop_is_amo}, {stq_16_bits_uop_is_amo}, {stq_15_bits_uop_is_amo}, {stq_14_bits_uop_is_amo}, {stq_13_bits_uop_is_amo}, {stq_12_bits_uop_is_amo}, {stq_11_bits_uop_is_amo}, {stq_10_bits_uop_is_amo}, {stq_9_bits_uop_is_amo}, {stq_8_bits_uop_is_amo}, {stq_7_bits_uop_is_amo}, {stq_6_bits_uop_is_amo}, {stq_5_bits_uop_is_amo}, {stq_4_bits_uop_is_amo}, {stq_3_bits_uop_is_amo}, {stq_2_bits_uop_is_amo}, {stq_1_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire              _GEN_62 = _GEN_61[stq_execute_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42]
  wire [31:0]       _GEN_63 = {{stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_23_bits_uop_uses_ldq}, {stq_22_bits_uop_uses_ldq}, {stq_21_bits_uop_uses_ldq}, {stq_20_bits_uop_uses_ldq}, {stq_19_bits_uop_uses_ldq}, {stq_18_bits_uop_uses_ldq}, {stq_17_bits_uop_uses_ldq}, {stq_16_bits_uop_uses_ldq}, {stq_15_bits_uop_uses_ldq}, {stq_14_bits_uop_uses_ldq}, {stq_13_bits_uop_uses_ldq}, {stq_12_bits_uop_uses_ldq}, {stq_11_bits_uop_uses_ldq}, {stq_10_bits_uop_uses_ldq}, {stq_9_bits_uop_uses_ldq}, {stq_8_bits_uop_uses_ldq}, {stq_7_bits_uop_uses_ldq}, {stq_6_bits_uop_uses_ldq}, {stq_5_bits_uop_uses_ldq}, {stq_4_bits_uop_uses_ldq}, {stq_3_bits_uop_uses_ldq}, {stq_2_bits_uop_uses_ldq}, {stq_1_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_64 = {{stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_23_bits_uop_uses_stq}, {stq_22_bits_uop_uses_stq}, {stq_21_bits_uop_uses_stq}, {stq_20_bits_uop_uses_stq}, {stq_19_bits_uop_uses_stq}, {stq_18_bits_uop_uses_stq}, {stq_17_bits_uop_uses_stq}, {stq_16_bits_uop_uses_stq}, {stq_15_bits_uop_uses_stq}, {stq_14_bits_uop_uses_stq}, {stq_13_bits_uop_uses_stq}, {stq_12_bits_uop_uses_stq}, {stq_11_bits_uop_uses_stq}, {stq_10_bits_uop_uses_stq}, {stq_9_bits_uop_uses_stq}, {stq_8_bits_uop_uses_stq}, {stq_7_bits_uop_uses_stq}, {stq_6_bits_uop_uses_stq}, {stq_5_bits_uop_uses_stq}, {stq_4_bits_uop_uses_stq}, {stq_3_bits_uop_uses_stq}, {stq_2_bits_uop_uses_stq}, {stq_1_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_65 = {{stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_23_bits_uop_is_sys_pc2epc}, {stq_22_bits_uop_is_sys_pc2epc}, {stq_21_bits_uop_is_sys_pc2epc}, {stq_20_bits_uop_is_sys_pc2epc}, {stq_19_bits_uop_is_sys_pc2epc}, {stq_18_bits_uop_is_sys_pc2epc}, {stq_17_bits_uop_is_sys_pc2epc}, {stq_16_bits_uop_is_sys_pc2epc}, {stq_15_bits_uop_is_sys_pc2epc}, {stq_14_bits_uop_is_sys_pc2epc}, {stq_13_bits_uop_is_sys_pc2epc}, {stq_12_bits_uop_is_sys_pc2epc}, {stq_11_bits_uop_is_sys_pc2epc}, {stq_10_bits_uop_is_sys_pc2epc}, {stq_9_bits_uop_is_sys_pc2epc}, {stq_8_bits_uop_is_sys_pc2epc}, {stq_7_bits_uop_is_sys_pc2epc}, {stq_6_bits_uop_is_sys_pc2epc}, {stq_5_bits_uop_is_sys_pc2epc}, {stq_4_bits_uop_is_sys_pc2epc}, {stq_3_bits_uop_is_sys_pc2epc}, {stq_2_bits_uop_is_sys_pc2epc}, {stq_1_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_66 = {{stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_23_bits_uop_is_unique}, {stq_22_bits_uop_is_unique}, {stq_21_bits_uop_is_unique}, {stq_20_bits_uop_is_unique}, {stq_19_bits_uop_is_unique}, {stq_18_bits_uop_is_unique}, {stq_17_bits_uop_is_unique}, {stq_16_bits_uop_is_unique}, {stq_15_bits_uop_is_unique}, {stq_14_bits_uop_is_unique}, {stq_13_bits_uop_is_unique}, {stq_12_bits_uop_is_unique}, {stq_11_bits_uop_is_unique}, {stq_10_bits_uop_is_unique}, {stq_9_bits_uop_is_unique}, {stq_8_bits_uop_is_unique}, {stq_7_bits_uop_is_unique}, {stq_6_bits_uop_is_unique}, {stq_5_bits_uop_is_unique}, {stq_4_bits_uop_is_unique}, {stq_3_bits_uop_is_unique}, {stq_2_bits_uop_is_unique}, {stq_1_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_67 = {{stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_23_bits_uop_flush_on_commit}, {stq_22_bits_uop_flush_on_commit}, {stq_21_bits_uop_flush_on_commit}, {stq_20_bits_uop_flush_on_commit}, {stq_19_bits_uop_flush_on_commit}, {stq_18_bits_uop_flush_on_commit}, {stq_17_bits_uop_flush_on_commit}, {stq_16_bits_uop_flush_on_commit}, {stq_15_bits_uop_flush_on_commit}, {stq_14_bits_uop_flush_on_commit}, {stq_13_bits_uop_flush_on_commit}, {stq_12_bits_uop_flush_on_commit}, {stq_11_bits_uop_flush_on_commit}, {stq_10_bits_uop_flush_on_commit}, {stq_9_bits_uop_flush_on_commit}, {stq_8_bits_uop_flush_on_commit}, {stq_7_bits_uop_flush_on_commit}, {stq_6_bits_uop_flush_on_commit}, {stq_5_bits_uop_flush_on_commit}, {stq_4_bits_uop_flush_on_commit}, {stq_3_bits_uop_flush_on_commit}, {stq_2_bits_uop_flush_on_commit}, {stq_1_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_68 = {{stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_23_bits_uop_ldst_is_rs1}, {stq_22_bits_uop_ldst_is_rs1}, {stq_21_bits_uop_ldst_is_rs1}, {stq_20_bits_uop_ldst_is_rs1}, {stq_19_bits_uop_ldst_is_rs1}, {stq_18_bits_uop_ldst_is_rs1}, {stq_17_bits_uop_ldst_is_rs1}, {stq_16_bits_uop_ldst_is_rs1}, {stq_15_bits_uop_ldst_is_rs1}, {stq_14_bits_uop_ldst_is_rs1}, {stq_13_bits_uop_ldst_is_rs1}, {stq_12_bits_uop_ldst_is_rs1}, {stq_11_bits_uop_ldst_is_rs1}, {stq_10_bits_uop_ldst_is_rs1}, {stq_9_bits_uop_ldst_is_rs1}, {stq_8_bits_uop_ldst_is_rs1}, {stq_7_bits_uop_ldst_is_rs1}, {stq_6_bits_uop_ldst_is_rs1}, {stq_5_bits_uop_ldst_is_rs1}, {stq_4_bits_uop_ldst_is_rs1}, {stq_3_bits_uop_ldst_is_rs1}, {stq_2_bits_uop_ldst_is_rs1}, {stq_1_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][5:0]  _GEN_69 = {{stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_23_bits_uop_ldst}, {stq_22_bits_uop_ldst}, {stq_21_bits_uop_ldst}, {stq_20_bits_uop_ldst}, {stq_19_bits_uop_ldst}, {stq_18_bits_uop_ldst}, {stq_17_bits_uop_ldst}, {stq_16_bits_uop_ldst}, {stq_15_bits_uop_ldst}, {stq_14_bits_uop_ldst}, {stq_13_bits_uop_ldst}, {stq_12_bits_uop_ldst}, {stq_11_bits_uop_ldst}, {stq_10_bits_uop_ldst}, {stq_9_bits_uop_ldst}, {stq_8_bits_uop_ldst}, {stq_7_bits_uop_ldst}, {stq_6_bits_uop_ldst}, {stq_5_bits_uop_ldst}, {stq_4_bits_uop_ldst}, {stq_3_bits_uop_ldst}, {stq_2_bits_uop_ldst}, {stq_1_bits_uop_ldst}, {stq_0_bits_uop_ldst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][5:0]  _GEN_70 = {{stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_23_bits_uop_lrs1}, {stq_22_bits_uop_lrs1}, {stq_21_bits_uop_lrs1}, {stq_20_bits_uop_lrs1}, {stq_19_bits_uop_lrs1}, {stq_18_bits_uop_lrs1}, {stq_17_bits_uop_lrs1}, {stq_16_bits_uop_lrs1}, {stq_15_bits_uop_lrs1}, {stq_14_bits_uop_lrs1}, {stq_13_bits_uop_lrs1}, {stq_12_bits_uop_lrs1}, {stq_11_bits_uop_lrs1}, {stq_10_bits_uop_lrs1}, {stq_9_bits_uop_lrs1}, {stq_8_bits_uop_lrs1}, {stq_7_bits_uop_lrs1}, {stq_6_bits_uop_lrs1}, {stq_5_bits_uop_lrs1}, {stq_4_bits_uop_lrs1}, {stq_3_bits_uop_lrs1}, {stq_2_bits_uop_lrs1}, {stq_1_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][5:0]  _GEN_71 = {{stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_23_bits_uop_lrs2}, {stq_22_bits_uop_lrs2}, {stq_21_bits_uop_lrs2}, {stq_20_bits_uop_lrs2}, {stq_19_bits_uop_lrs2}, {stq_18_bits_uop_lrs2}, {stq_17_bits_uop_lrs2}, {stq_16_bits_uop_lrs2}, {stq_15_bits_uop_lrs2}, {stq_14_bits_uop_lrs2}, {stq_13_bits_uop_lrs2}, {stq_12_bits_uop_lrs2}, {stq_11_bits_uop_lrs2}, {stq_10_bits_uop_lrs2}, {stq_9_bits_uop_lrs2}, {stq_8_bits_uop_lrs2}, {stq_7_bits_uop_lrs2}, {stq_6_bits_uop_lrs2}, {stq_5_bits_uop_lrs2}, {stq_4_bits_uop_lrs2}, {stq_3_bits_uop_lrs2}, {stq_2_bits_uop_lrs2}, {stq_1_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][5:0]  _GEN_72 = {{stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_23_bits_uop_lrs3}, {stq_22_bits_uop_lrs3}, {stq_21_bits_uop_lrs3}, {stq_20_bits_uop_lrs3}, {stq_19_bits_uop_lrs3}, {stq_18_bits_uop_lrs3}, {stq_17_bits_uop_lrs3}, {stq_16_bits_uop_lrs3}, {stq_15_bits_uop_lrs3}, {stq_14_bits_uop_lrs3}, {stq_13_bits_uop_lrs3}, {stq_12_bits_uop_lrs3}, {stq_11_bits_uop_lrs3}, {stq_10_bits_uop_lrs3}, {stq_9_bits_uop_lrs3}, {stq_8_bits_uop_lrs3}, {stq_7_bits_uop_lrs3}, {stq_6_bits_uop_lrs3}, {stq_5_bits_uop_lrs3}, {stq_4_bits_uop_lrs3}, {stq_3_bits_uop_lrs3}, {stq_2_bits_uop_lrs3}, {stq_1_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_73 = {{stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_23_bits_uop_ldst_val}, {stq_22_bits_uop_ldst_val}, {stq_21_bits_uop_ldst_val}, {stq_20_bits_uop_ldst_val}, {stq_19_bits_uop_ldst_val}, {stq_18_bits_uop_ldst_val}, {stq_17_bits_uop_ldst_val}, {stq_16_bits_uop_ldst_val}, {stq_15_bits_uop_ldst_val}, {stq_14_bits_uop_ldst_val}, {stq_13_bits_uop_ldst_val}, {stq_12_bits_uop_ldst_val}, {stq_11_bits_uop_ldst_val}, {stq_10_bits_uop_ldst_val}, {stq_9_bits_uop_ldst_val}, {stq_8_bits_uop_ldst_val}, {stq_7_bits_uop_ldst_val}, {stq_6_bits_uop_ldst_val}, {stq_5_bits_uop_ldst_val}, {stq_4_bits_uop_ldst_val}, {stq_3_bits_uop_ldst_val}, {stq_2_bits_uop_ldst_val}, {stq_1_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_74 = {{stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_23_bits_uop_dst_rtype}, {stq_22_bits_uop_dst_rtype}, {stq_21_bits_uop_dst_rtype}, {stq_20_bits_uop_dst_rtype}, {stq_19_bits_uop_dst_rtype}, {stq_18_bits_uop_dst_rtype}, {stq_17_bits_uop_dst_rtype}, {stq_16_bits_uop_dst_rtype}, {stq_15_bits_uop_dst_rtype}, {stq_14_bits_uop_dst_rtype}, {stq_13_bits_uop_dst_rtype}, {stq_12_bits_uop_dst_rtype}, {stq_11_bits_uop_dst_rtype}, {stq_10_bits_uop_dst_rtype}, {stq_9_bits_uop_dst_rtype}, {stq_8_bits_uop_dst_rtype}, {stq_7_bits_uop_dst_rtype}, {stq_6_bits_uop_dst_rtype}, {stq_5_bits_uop_dst_rtype}, {stq_4_bits_uop_dst_rtype}, {stq_3_bits_uop_dst_rtype}, {stq_2_bits_uop_dst_rtype}, {stq_1_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_75 = {{stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_23_bits_uop_lrs1_rtype}, {stq_22_bits_uop_lrs1_rtype}, {stq_21_bits_uop_lrs1_rtype}, {stq_20_bits_uop_lrs1_rtype}, {stq_19_bits_uop_lrs1_rtype}, {stq_18_bits_uop_lrs1_rtype}, {stq_17_bits_uop_lrs1_rtype}, {stq_16_bits_uop_lrs1_rtype}, {stq_15_bits_uop_lrs1_rtype}, {stq_14_bits_uop_lrs1_rtype}, {stq_13_bits_uop_lrs1_rtype}, {stq_12_bits_uop_lrs1_rtype}, {stq_11_bits_uop_lrs1_rtype}, {stq_10_bits_uop_lrs1_rtype}, {stq_9_bits_uop_lrs1_rtype}, {stq_8_bits_uop_lrs1_rtype}, {stq_7_bits_uop_lrs1_rtype}, {stq_6_bits_uop_lrs1_rtype}, {stq_5_bits_uop_lrs1_rtype}, {stq_4_bits_uop_lrs1_rtype}, {stq_3_bits_uop_lrs1_rtype}, {stq_2_bits_uop_lrs1_rtype}, {stq_1_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_76 = {{stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_23_bits_uop_lrs2_rtype}, {stq_22_bits_uop_lrs2_rtype}, {stq_21_bits_uop_lrs2_rtype}, {stq_20_bits_uop_lrs2_rtype}, {stq_19_bits_uop_lrs2_rtype}, {stq_18_bits_uop_lrs2_rtype}, {stq_17_bits_uop_lrs2_rtype}, {stq_16_bits_uop_lrs2_rtype}, {stq_15_bits_uop_lrs2_rtype}, {stq_14_bits_uop_lrs2_rtype}, {stq_13_bits_uop_lrs2_rtype}, {stq_12_bits_uop_lrs2_rtype}, {stq_11_bits_uop_lrs2_rtype}, {stq_10_bits_uop_lrs2_rtype}, {stq_9_bits_uop_lrs2_rtype}, {stq_8_bits_uop_lrs2_rtype}, {stq_7_bits_uop_lrs2_rtype}, {stq_6_bits_uop_lrs2_rtype}, {stq_5_bits_uop_lrs2_rtype}, {stq_4_bits_uop_lrs2_rtype}, {stq_3_bits_uop_lrs2_rtype}, {stq_2_bits_uop_lrs2_rtype}, {stq_1_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_77 = {{stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_23_bits_uop_frs3_en}, {stq_22_bits_uop_frs3_en}, {stq_21_bits_uop_frs3_en}, {stq_20_bits_uop_frs3_en}, {stq_19_bits_uop_frs3_en}, {stq_18_bits_uop_frs3_en}, {stq_17_bits_uop_frs3_en}, {stq_16_bits_uop_frs3_en}, {stq_15_bits_uop_frs3_en}, {stq_14_bits_uop_frs3_en}, {stq_13_bits_uop_frs3_en}, {stq_12_bits_uop_frs3_en}, {stq_11_bits_uop_frs3_en}, {stq_10_bits_uop_frs3_en}, {stq_9_bits_uop_frs3_en}, {stq_8_bits_uop_frs3_en}, {stq_7_bits_uop_frs3_en}, {stq_6_bits_uop_frs3_en}, {stq_5_bits_uop_frs3_en}, {stq_4_bits_uop_frs3_en}, {stq_3_bits_uop_frs3_en}, {stq_2_bits_uop_frs3_en}, {stq_1_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_78 = {{stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_23_bits_uop_fp_val}, {stq_22_bits_uop_fp_val}, {stq_21_bits_uop_fp_val}, {stq_20_bits_uop_fp_val}, {stq_19_bits_uop_fp_val}, {stq_18_bits_uop_fp_val}, {stq_17_bits_uop_fp_val}, {stq_16_bits_uop_fp_val}, {stq_15_bits_uop_fp_val}, {stq_14_bits_uop_fp_val}, {stq_13_bits_uop_fp_val}, {stq_12_bits_uop_fp_val}, {stq_11_bits_uop_fp_val}, {stq_10_bits_uop_fp_val}, {stq_9_bits_uop_fp_val}, {stq_8_bits_uop_fp_val}, {stq_7_bits_uop_fp_val}, {stq_6_bits_uop_fp_val}, {stq_5_bits_uop_fp_val}, {stq_4_bits_uop_fp_val}, {stq_3_bits_uop_fp_val}, {stq_2_bits_uop_fp_val}, {stq_1_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_79 = {{stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_23_bits_uop_fp_single}, {stq_22_bits_uop_fp_single}, {stq_21_bits_uop_fp_single}, {stq_20_bits_uop_fp_single}, {stq_19_bits_uop_fp_single}, {stq_18_bits_uop_fp_single}, {stq_17_bits_uop_fp_single}, {stq_16_bits_uop_fp_single}, {stq_15_bits_uop_fp_single}, {stq_14_bits_uop_fp_single}, {stq_13_bits_uop_fp_single}, {stq_12_bits_uop_fp_single}, {stq_11_bits_uop_fp_single}, {stq_10_bits_uop_fp_single}, {stq_9_bits_uop_fp_single}, {stq_8_bits_uop_fp_single}, {stq_7_bits_uop_fp_single}, {stq_6_bits_uop_fp_single}, {stq_5_bits_uop_fp_single}, {stq_4_bits_uop_fp_single}, {stq_3_bits_uop_fp_single}, {stq_2_bits_uop_fp_single}, {stq_1_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_80 = {{stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_23_bits_uop_xcpt_pf_if}, {stq_22_bits_uop_xcpt_pf_if}, {stq_21_bits_uop_xcpt_pf_if}, {stq_20_bits_uop_xcpt_pf_if}, {stq_19_bits_uop_xcpt_pf_if}, {stq_18_bits_uop_xcpt_pf_if}, {stq_17_bits_uop_xcpt_pf_if}, {stq_16_bits_uop_xcpt_pf_if}, {stq_15_bits_uop_xcpt_pf_if}, {stq_14_bits_uop_xcpt_pf_if}, {stq_13_bits_uop_xcpt_pf_if}, {stq_12_bits_uop_xcpt_pf_if}, {stq_11_bits_uop_xcpt_pf_if}, {stq_10_bits_uop_xcpt_pf_if}, {stq_9_bits_uop_xcpt_pf_if}, {stq_8_bits_uop_xcpt_pf_if}, {stq_7_bits_uop_xcpt_pf_if}, {stq_6_bits_uop_xcpt_pf_if}, {stq_5_bits_uop_xcpt_pf_if}, {stq_4_bits_uop_xcpt_pf_if}, {stq_3_bits_uop_xcpt_pf_if}, {stq_2_bits_uop_xcpt_pf_if}, {stq_1_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_81 = {{stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_23_bits_uop_xcpt_ae_if}, {stq_22_bits_uop_xcpt_ae_if}, {stq_21_bits_uop_xcpt_ae_if}, {stq_20_bits_uop_xcpt_ae_if}, {stq_19_bits_uop_xcpt_ae_if}, {stq_18_bits_uop_xcpt_ae_if}, {stq_17_bits_uop_xcpt_ae_if}, {stq_16_bits_uop_xcpt_ae_if}, {stq_15_bits_uop_xcpt_ae_if}, {stq_14_bits_uop_xcpt_ae_if}, {stq_13_bits_uop_xcpt_ae_if}, {stq_12_bits_uop_xcpt_ae_if}, {stq_11_bits_uop_xcpt_ae_if}, {stq_10_bits_uop_xcpt_ae_if}, {stq_9_bits_uop_xcpt_ae_if}, {stq_8_bits_uop_xcpt_ae_if}, {stq_7_bits_uop_xcpt_ae_if}, {stq_6_bits_uop_xcpt_ae_if}, {stq_5_bits_uop_xcpt_ae_if}, {stq_4_bits_uop_xcpt_ae_if}, {stq_3_bits_uop_xcpt_ae_if}, {stq_2_bits_uop_xcpt_ae_if}, {stq_1_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_82 = {{stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_23_bits_uop_xcpt_ma_if}, {stq_22_bits_uop_xcpt_ma_if}, {stq_21_bits_uop_xcpt_ma_if}, {stq_20_bits_uop_xcpt_ma_if}, {stq_19_bits_uop_xcpt_ma_if}, {stq_18_bits_uop_xcpt_ma_if}, {stq_17_bits_uop_xcpt_ma_if}, {stq_16_bits_uop_xcpt_ma_if}, {stq_15_bits_uop_xcpt_ma_if}, {stq_14_bits_uop_xcpt_ma_if}, {stq_13_bits_uop_xcpt_ma_if}, {stq_12_bits_uop_xcpt_ma_if}, {stq_11_bits_uop_xcpt_ma_if}, {stq_10_bits_uop_xcpt_ma_if}, {stq_9_bits_uop_xcpt_ma_if}, {stq_8_bits_uop_xcpt_ma_if}, {stq_7_bits_uop_xcpt_ma_if}, {stq_6_bits_uop_xcpt_ma_if}, {stq_5_bits_uop_xcpt_ma_if}, {stq_4_bits_uop_xcpt_ma_if}, {stq_3_bits_uop_xcpt_ma_if}, {stq_2_bits_uop_xcpt_ma_if}, {stq_1_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_83 = {{stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_23_bits_uop_bp_debug_if}, {stq_22_bits_uop_bp_debug_if}, {stq_21_bits_uop_bp_debug_if}, {stq_20_bits_uop_bp_debug_if}, {stq_19_bits_uop_bp_debug_if}, {stq_18_bits_uop_bp_debug_if}, {stq_17_bits_uop_bp_debug_if}, {stq_16_bits_uop_bp_debug_if}, {stq_15_bits_uop_bp_debug_if}, {stq_14_bits_uop_bp_debug_if}, {stq_13_bits_uop_bp_debug_if}, {stq_12_bits_uop_bp_debug_if}, {stq_11_bits_uop_bp_debug_if}, {stq_10_bits_uop_bp_debug_if}, {stq_9_bits_uop_bp_debug_if}, {stq_8_bits_uop_bp_debug_if}, {stq_7_bits_uop_bp_debug_if}, {stq_6_bits_uop_bp_debug_if}, {stq_5_bits_uop_bp_debug_if}, {stq_4_bits_uop_bp_debug_if}, {stq_3_bits_uop_bp_debug_if}, {stq_2_bits_uop_bp_debug_if}, {stq_1_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_84 = {{stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_23_bits_uop_bp_xcpt_if}, {stq_22_bits_uop_bp_xcpt_if}, {stq_21_bits_uop_bp_xcpt_if}, {stq_20_bits_uop_bp_xcpt_if}, {stq_19_bits_uop_bp_xcpt_if}, {stq_18_bits_uop_bp_xcpt_if}, {stq_17_bits_uop_bp_xcpt_if}, {stq_16_bits_uop_bp_xcpt_if}, {stq_15_bits_uop_bp_xcpt_if}, {stq_14_bits_uop_bp_xcpt_if}, {stq_13_bits_uop_bp_xcpt_if}, {stq_12_bits_uop_bp_xcpt_if}, {stq_11_bits_uop_bp_xcpt_if}, {stq_10_bits_uop_bp_xcpt_if}, {stq_9_bits_uop_bp_xcpt_if}, {stq_8_bits_uop_bp_xcpt_if}, {stq_7_bits_uop_bp_xcpt_if}, {stq_6_bits_uop_bp_xcpt_if}, {stq_5_bits_uop_bp_xcpt_if}, {stq_4_bits_uop_bp_xcpt_if}, {stq_3_bits_uop_bp_xcpt_if}, {stq_2_bits_uop_bp_xcpt_if}, {stq_1_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_85 = {{stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_23_bits_uop_debug_fsrc}, {stq_22_bits_uop_debug_fsrc}, {stq_21_bits_uop_debug_fsrc}, {stq_20_bits_uop_debug_fsrc}, {stq_19_bits_uop_debug_fsrc}, {stq_18_bits_uop_debug_fsrc}, {stq_17_bits_uop_debug_fsrc}, {stq_16_bits_uop_debug_fsrc}, {stq_15_bits_uop_debug_fsrc}, {stq_14_bits_uop_debug_fsrc}, {stq_13_bits_uop_debug_fsrc}, {stq_12_bits_uop_debug_fsrc}, {stq_11_bits_uop_debug_fsrc}, {stq_10_bits_uop_debug_fsrc}, {stq_9_bits_uop_debug_fsrc}, {stq_8_bits_uop_debug_fsrc}, {stq_7_bits_uop_debug_fsrc}, {stq_6_bits_uop_debug_fsrc}, {stq_5_bits_uop_debug_fsrc}, {stq_4_bits_uop_debug_fsrc}, {stq_3_bits_uop_debug_fsrc}, {stq_2_bits_uop_debug_fsrc}, {stq_1_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][1:0]  _GEN_86 = {{stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_23_bits_uop_debug_tsrc}, {stq_22_bits_uop_debug_tsrc}, {stq_21_bits_uop_debug_tsrc}, {stq_20_bits_uop_debug_tsrc}, {stq_19_bits_uop_debug_tsrc}, {stq_18_bits_uop_debug_tsrc}, {stq_17_bits_uop_debug_tsrc}, {stq_16_bits_uop_debug_tsrc}, {stq_15_bits_uop_debug_tsrc}, {stq_14_bits_uop_debug_tsrc}, {stq_13_bits_uop_debug_tsrc}, {stq_12_bits_uop_debug_tsrc}, {stq_11_bits_uop_debug_tsrc}, {stq_10_bits_uop_debug_tsrc}, {stq_9_bits_uop_debug_tsrc}, {stq_8_bits_uop_debug_tsrc}, {stq_7_bits_uop_debug_tsrc}, {stq_6_bits_uop_debug_tsrc}, {stq_5_bits_uop_debug_tsrc}, {stq_4_bits_uop_debug_tsrc}, {stq_3_bits_uop_debug_tsrc}, {stq_2_bits_uop_debug_tsrc}, {stq_1_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_87 = {{stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_23_bits_addr_valid}, {stq_22_bits_addr_valid}, {stq_21_bits_addr_valid}, {stq_20_bits_addr_valid}, {stq_19_bits_addr_valid}, {stq_18_bits_addr_valid}, {stq_17_bits_addr_valid}, {stq_16_bits_addr_valid}, {stq_15_bits_addr_valid}, {stq_14_bits_addr_valid}, {stq_13_bits_addr_valid}, {stq_12_bits_addr_valid}, {stq_11_bits_addr_valid}, {stq_10_bits_addr_valid}, {stq_9_bits_addr_valid}, {stq_8_bits_addr_valid}, {stq_7_bits_addr_valid}, {stq_6_bits_addr_valid}, {stq_5_bits_addr_valid}, {stq_4_bits_addr_valid}, {stq_3_bits_addr_valid}, {stq_2_bits_addr_valid}, {stq_1_bits_addr_valid}, {stq_0_bits_addr_valid}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][39:0] _GEN_88 = {{stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_23_bits_addr_bits}, {stq_22_bits_addr_bits}, {stq_21_bits_addr_bits}, {stq_20_bits_addr_bits}, {stq_19_bits_addr_bits}, {stq_18_bits_addr_bits}, {stq_17_bits_addr_bits}, {stq_16_bits_addr_bits}, {stq_15_bits_addr_bits}, {stq_14_bits_addr_bits}, {stq_13_bits_addr_bits}, {stq_12_bits_addr_bits}, {stq_11_bits_addr_bits}, {stq_10_bits_addr_bits}, {stq_9_bits_addr_bits}, {stq_8_bits_addr_bits}, {stq_7_bits_addr_bits}, {stq_6_bits_addr_bits}, {stq_5_bits_addr_bits}, {stq_4_bits_addr_bits}, {stq_3_bits_addr_bits}, {stq_2_bits_addr_bits}, {stq_1_bits_addr_bits}, {stq_0_bits_addr_bits}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_89 = {{stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_23_bits_addr_is_virtual}, {stq_22_bits_addr_is_virtual}, {stq_21_bits_addr_is_virtual}, {stq_20_bits_addr_is_virtual}, {stq_19_bits_addr_is_virtual}, {stq_18_bits_addr_is_virtual}, {stq_17_bits_addr_is_virtual}, {stq_16_bits_addr_is_virtual}, {stq_15_bits_addr_is_virtual}, {stq_14_bits_addr_is_virtual}, {stq_13_bits_addr_is_virtual}, {stq_12_bits_addr_is_virtual}, {stq_11_bits_addr_is_virtual}, {stq_10_bits_addr_is_virtual}, {stq_9_bits_addr_is_virtual}, {stq_8_bits_addr_is_virtual}, {stq_7_bits_addr_is_virtual}, {stq_6_bits_addr_is_virtual}, {stq_5_bits_addr_is_virtual}, {stq_4_bits_addr_is_virtual}, {stq_3_bits_addr_is_virtual}, {stq_2_bits_addr_is_virtual}, {stq_1_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0]       _GEN_90 = {{stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_23_bits_data_valid}, {stq_22_bits_data_valid}, {stq_21_bits_data_valid}, {stq_20_bits_data_valid}, {stq_19_bits_data_valid}, {stq_18_bits_data_valid}, {stq_17_bits_data_valid}, {stq_16_bits_data_valid}, {stq_15_bits_data_valid}, {stq_14_bits_data_valid}, {stq_13_bits_data_valid}, {stq_12_bits_data_valid}, {stq_11_bits_data_valid}, {stq_10_bits_data_valid}, {stq_9_bits_data_valid}, {stq_8_bits_data_valid}, {stq_7_bits_data_valid}, {stq_6_bits_data_valid}, {stq_5_bits_data_valid}, {stq_4_bits_data_valid}, {stq_3_bits_data_valid}, {stq_2_bits_data_valid}, {stq_1_bits_data_valid}, {stq_0_bits_data_valid}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [31:0][63:0] _GEN_91 = {{stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_23_bits_data_bits}, {stq_22_bits_data_bits}, {stq_21_bits_data_bits}, {stq_20_bits_data_bits}, {stq_19_bits_data_bits}, {stq_18_bits_data_bits}, {stq_17_bits_data_bits}, {stq_16_bits_data_bits}, {stq_15_bits_data_bits}, {stq_14_bits_data_bits}, {stq_13_bits_data_bits}, {stq_12_bits_data_bits}, {stq_11_bits_data_bits}, {stq_10_bits_data_bits}, {stq_9_bits_data_bits}, {stq_8_bits_data_bits}, {stq_7_bits_data_bits}, {stq_6_bits_data_bits}, {stq_5_bits_data_bits}, {stq_4_bits_data_bits}, {stq_3_bits_data_bits}, {stq_2_bits_data_bits}, {stq_1_bits_data_bits}, {stq_0_bits_data_bits}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  wire [63:0]       _GEN_92 = _GEN_91[stq_execute_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42]
  wire [31:0]       _GEN_93 = {{stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_23_bits_committed}, {stq_22_bits_committed}, {stq_21_bits_committed}, {stq_20_bits_committed}, {stq_19_bits_committed}, {stq_18_bits_committed}, {stq_17_bits_committed}, {stq_16_bits_committed}, {stq_15_bits_committed}, {stq_14_bits_committed}, {stq_13_bits_committed}, {stq_12_bits_committed}, {stq_11_bits_committed}, {stq_10_bits_committed}, {stq_9_bits_committed}, {stq_8_bits_committed}, {stq_7_bits_committed}, {stq_6_bits_committed}, {stq_5_bits_committed}, {stq_4_bits_committed}, {stq_3_bits_committed}, {stq_2_bits_committed}, {stq_1_bits_committed}, {stq_0_bits_committed}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:42]
  reg  [2:0]        hella_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38]
  reg  [39:0]       hella_req_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:241:34]
  reg  [63:0]       hella_data_data;	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34]
  reg  [31:0]       hella_paddr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34]
  reg               hella_xcpt_ma_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34]
  reg               hella_xcpt_ma_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34]
  reg               hella_xcpt_pf_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34]
  reg               hella_xcpt_pf_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34]
  reg               hella_xcpt_gf_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34]
  reg               hella_xcpt_gf_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34]
  reg               hella_xcpt_ae_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34]
  reg               hella_xcpt_ae_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34]
  reg  [23:0]       live_store_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32]
  wire              wrap = ldq_tail == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_94 = ldq_tail + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :304:44, generators/boom/src/main/scala/util/util.scala:206:28]
  wire [4:0]        _GEN_95 = wrap ? 5'h0 : _GEN_94;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  wire              wrap_1 = stq_tail == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_96 = stq_tail + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, :304:44, generators/boom/src/main/scala/util/util.scala:206:28]
  wire [4:0]        _GEN_97 = wrap_1 ? 5'h0 : _GEN_96;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  wire              dis_ld_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_ldq & ~io_core_dis_uops_0_bits_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:{85,88}]
  wire              dis_st_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_stq & ~io_core_dis_uops_0_bits_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:88, :301:85]
  wire [31:0]       _GEN_98 = {{ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_23_valid}, {ldq_22_valid}, {ldq_21_valid}, {ldq_20_valid}, {ldq_19_valid}, {ldq_18_valid}, {ldq_17_valid}, {ldq_16_valid}, {ldq_15_valid}, {ldq_14_valid}, {ldq_13_valid}, {ldq_12_valid}, {ldq_11_valid}, {ldq_10_valid}, {ldq_9_valid}, {ldq_8_valid}, {ldq_7_valid}, {ldq_6_valid}, {ldq_5_valid}, {ldq_4_valid}, {ldq_3_valid}, {ldq_2_valid}, {ldq_1_valid}, {ldq_0_valid}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :304:44]
  wire [4:0]        _GEN_99 = dis_ld_val ? _GEN_95 : ldq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :300:85, :332:21, generators/boom/src/main/scala/util/util.scala:206:10]
  wire [4:0]        _GEN_100 = dis_st_val ? _GEN_97 : stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, :301:85, :337:21, generators/boom/src/main/scala/util/util.scala:206:10]
  wire              wrap_4 = _GEN_99 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:332:21, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_101 = _GEN_99 + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21, generators/boom/src/main/scala/util/util.scala:206:28]
  wire [4:0]        _GEN_102 = wrap_4 ? 5'h0 : _GEN_101;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  wire              wrap_5 = _GEN_100 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:337:21, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_103 = _GEN_100 + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :337:21, generators/boom/src/main/scala/util/util.scala:206:28]
  wire [4:0]        _GEN_104 = wrap_5 ? 5'h0 : _GEN_103;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  wire              dis_ld_val_1 = io_core_dis_uops_1_valid & io_core_dis_uops_1_bits_uses_ldq & ~io_core_dis_uops_1_bits_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:{85,88}]
  wire              dis_st_val_1 = io_core_dis_uops_1_valid & io_core_dis_uops_1_bits_uses_stq & ~io_core_dis_uops_1_bits_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:88, :301:85]
  wire [4:0]        _GEN_105 = dis_ld_val_1 ? _GEN_102 : _GEN_99;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :332:21, generators/boom/src/main/scala/util/util.scala:206:10]
  wire [4:0]        _GEN_106 = dis_st_val_1 ? _GEN_104 : _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :337:21, generators/boom/src/main/scala/util/util.scala:206:10]
  wire              wrap_8 = _GEN_105 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:332:21, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_107 = _GEN_105 + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21, generators/boom/src/main/scala/util/util.scala:206:28]
  wire              wrap_9 = _GEN_106 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:337:21, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_108 = _GEN_106 + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :337:21, generators/boom/src/main/scala/util/util.scala:206:28]
  wire              dis_ld_val_2 = io_core_dis_uops_2_valid & io_core_dis_uops_2_bits_uses_ldq & ~io_core_dis_uops_2_bits_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:{85,88}]
  wire              dis_st_val_2 = io_core_dis_uops_2_valid & io_core_dis_uops_2_bits_uses_stq & ~io_core_dis_uops_2_bits_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:88, :301:85]
  reg               p1_block_load_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p1_block_load_mask_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35]
  reg               p2_block_load_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  reg               p2_block_load_mask_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
  wire [31:0][15:0] _GEN_109 = {{ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_23_bits_uop_br_mask}, {ldq_22_bits_uop_br_mask}, {ldq_21_bits_uop_br_mask}, {ldq_20_bits_uop_br_mask}, {ldq_19_bits_uop_br_mask}, {ldq_18_bits_uop_br_mask}, {ldq_17_bits_uop_br_mask}, {ldq_16_bits_uop_br_mask}, {ldq_15_bits_uop_br_mask}, {ldq_14_bits_uop_br_mask}, {ldq_13_bits_uop_br_mask}, {ldq_12_bits_uop_br_mask}, {ldq_11_bits_uop_br_mask}, {ldq_10_bits_uop_br_mask}, {ldq_9_bits_uop_br_mask}, {ldq_8_bits_uop_br_mask}, {ldq_7_bits_uop_br_mask}, {ldq_6_bits_uop_br_mask}, {ldq_5_bits_uop_br_mask}, {ldq_4_bits_uop_br_mask}, {ldq_3_bits_uop_br_mask}, {ldq_2_bits_uop_br_mask}, {ldq_1_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :263:49]
  wire [31:0][4:0]  _GEN_110 = {{ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_23_bits_uop_stq_idx}, {ldq_22_bits_uop_stq_idx}, {ldq_21_bits_uop_stq_idx}, {ldq_20_bits_uop_stq_idx}, {ldq_19_bits_uop_stq_idx}, {ldq_18_bits_uop_stq_idx}, {ldq_17_bits_uop_stq_idx}, {ldq_16_bits_uop_stq_idx}, {ldq_15_bits_uop_stq_idx}, {ldq_14_bits_uop_stq_idx}, {ldq_13_bits_uop_stq_idx}, {ldq_12_bits_uop_stq_idx}, {ldq_11_bits_uop_stq_idx}, {ldq_10_bits_uop_stq_idx}, {ldq_9_bits_uop_stq_idx}, {ldq_8_bits_uop_stq_idx}, {ldq_7_bits_uop_stq_idx}, {ldq_6_bits_uop_stq_idx}, {ldq_5_bits_uop_stq_idx}, {ldq_4_bits_uop_stq_idx}, {ldq_3_bits_uop_stq_idx}, {ldq_2_bits_uop_stq_idx}, {ldq_1_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :263:49]
  wire [31:0][1:0]  _GEN_111 = {{ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_23_bits_uop_mem_size}, {ldq_22_bits_uop_mem_size}, {ldq_21_bits_uop_mem_size}, {ldq_20_bits_uop_mem_size}, {ldq_19_bits_uop_mem_size}, {ldq_18_bits_uop_mem_size}, {ldq_17_bits_uop_mem_size}, {ldq_16_bits_uop_mem_size}, {ldq_15_bits_uop_mem_size}, {ldq_14_bits_uop_mem_size}, {ldq_13_bits_uop_mem_size}, {ldq_12_bits_uop_mem_size}, {ldq_11_bits_uop_mem_size}, {ldq_10_bits_uop_mem_size}, {ldq_9_bits_uop_mem_size}, {ldq_8_bits_uop_mem_size}, {ldq_7_bits_uop_mem_size}, {ldq_6_bits_uop_mem_size}, {ldq_5_bits_uop_mem_size}, {ldq_4_bits_uop_mem_size}, {ldq_3_bits_uop_mem_size}, {ldq_2_bits_uop_mem_size}, {ldq_1_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :263:49]
  wire [31:0]       _GEN_112 = {{ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_23_bits_addr_valid}, {ldq_22_bits_addr_valid}, {ldq_21_bits_addr_valid}, {ldq_20_bits_addr_valid}, {ldq_19_bits_addr_valid}, {ldq_18_bits_addr_valid}, {ldq_17_bits_addr_valid}, {ldq_16_bits_addr_valid}, {ldq_15_bits_addr_valid}, {ldq_14_bits_addr_valid}, {ldq_13_bits_addr_valid}, {ldq_12_bits_addr_valid}, {ldq_11_bits_addr_valid}, {ldq_10_bits_addr_valid}, {ldq_9_bits_addr_valid}, {ldq_8_bits_addr_valid}, {ldq_7_bits_addr_valid}, {ldq_6_bits_addr_valid}, {ldq_5_bits_addr_valid}, {ldq_4_bits_addr_valid}, {ldq_3_bits_addr_valid}, {ldq_2_bits_addr_valid}, {ldq_1_bits_addr_valid}, {ldq_0_bits_addr_valid}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :263:49]
  wire [31:0]       _GEN_113 = {{ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_23_bits_executed}, {ldq_22_bits_executed}, {ldq_21_bits_executed}, {ldq_20_bits_executed}, {ldq_19_bits_executed}, {ldq_18_bits_executed}, {ldq_17_bits_executed}, {ldq_16_bits_executed}, {ldq_15_bits_executed}, {ldq_14_bits_executed}, {ldq_13_bits_executed}, {ldq_12_bits_executed}, {ldq_11_bits_executed}, {ldq_10_bits_executed}, {ldq_9_bits_executed}, {ldq_8_bits_executed}, {ldq_7_bits_executed}, {ldq_6_bits_executed}, {ldq_5_bits_executed}, {ldq_4_bits_executed}, {ldq_3_bits_executed}, {ldq_2_bits_executed}, {ldq_1_bits_executed}, {ldq_0_bits_executed}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :263:49]
  wire [31:0][23:0] _GEN_114 = {{ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_23_bits_st_dep_mask}, {ldq_22_bits_st_dep_mask}, {ldq_21_bits_st_dep_mask}, {ldq_20_bits_st_dep_mask}, {ldq_19_bits_st_dep_mask}, {ldq_18_bits_st_dep_mask}, {ldq_17_bits_st_dep_mask}, {ldq_16_bits_st_dep_mask}, {ldq_15_bits_st_dep_mask}, {ldq_14_bits_st_dep_mask}, {ldq_13_bits_st_dep_mask}, {ldq_12_bits_st_dep_mask}, {ldq_11_bits_st_dep_mask}, {ldq_10_bits_st_dep_mask}, {ldq_9_bits_st_dep_mask}, {ldq_8_bits_st_dep_mask}, {ldq_7_bits_st_dep_mask}, {ldq_6_bits_st_dep_mask}, {ldq_5_bits_st_dep_mask}, {ldq_4_bits_st_dep_mask}, {ldq_3_bits_st_dep_mask}, {ldq_2_bits_st_dep_mask}, {ldq_1_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :263:49]
  reg  [4:0]        ldq_retry_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:414:30]
  reg  [4:0]        stq_retry_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:421:30]
  reg  [4:0]        ldq_wakeup_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:429:31]
  wire              will_fire_load_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:440:63, :535:61]
  wire              _can_fire_sta_incoming_T = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:443:63]
  wire [31:0][6:0]  _GEN_115 = {{ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_23_bits_uop_uopc}, {ldq_22_bits_uop_uopc}, {ldq_21_bits_uop_uopc}, {ldq_20_bits_uop_uopc}, {ldq_19_bits_uop_uopc}, {ldq_18_bits_uop_uopc}, {ldq_17_bits_uop_uopc}, {ldq_16_bits_uop_uopc}, {ldq_15_bits_uop_uopc}, {ldq_14_bits_uop_uopc}, {ldq_13_bits_uop_uopc}, {ldq_12_bits_uop_uopc}, {ldq_11_bits_uop_uopc}, {ldq_10_bits_uop_uopc}, {ldq_9_bits_uop_uopc}, {ldq_8_bits_uop_uopc}, {ldq_7_bits_uop_uopc}, {ldq_6_bits_uop_uopc}, {ldq_5_bits_uop_uopc}, {ldq_4_bits_uop_uopc}, {ldq_3_bits_uop_uopc}, {ldq_2_bits_uop_uopc}, {ldq_1_bits_uop_uopc}, {ldq_0_bits_uop_uopc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][31:0] _GEN_116 = {{ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_23_bits_uop_inst}, {ldq_22_bits_uop_inst}, {ldq_21_bits_uop_inst}, {ldq_20_bits_uop_inst}, {ldq_19_bits_uop_inst}, {ldq_18_bits_uop_inst}, {ldq_17_bits_uop_inst}, {ldq_16_bits_uop_inst}, {ldq_15_bits_uop_inst}, {ldq_14_bits_uop_inst}, {ldq_13_bits_uop_inst}, {ldq_12_bits_uop_inst}, {ldq_11_bits_uop_inst}, {ldq_10_bits_uop_inst}, {ldq_9_bits_uop_inst}, {ldq_8_bits_uop_inst}, {ldq_7_bits_uop_inst}, {ldq_6_bits_uop_inst}, {ldq_5_bits_uop_inst}, {ldq_4_bits_uop_inst}, {ldq_3_bits_uop_inst}, {ldq_2_bits_uop_inst}, {ldq_1_bits_uop_inst}, {ldq_0_bits_uop_inst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][31:0] _GEN_117 = {{ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_23_bits_uop_debug_inst}, {ldq_22_bits_uop_debug_inst}, {ldq_21_bits_uop_debug_inst}, {ldq_20_bits_uop_debug_inst}, {ldq_19_bits_uop_debug_inst}, {ldq_18_bits_uop_debug_inst}, {ldq_17_bits_uop_debug_inst}, {ldq_16_bits_uop_debug_inst}, {ldq_15_bits_uop_debug_inst}, {ldq_14_bits_uop_debug_inst}, {ldq_13_bits_uop_debug_inst}, {ldq_12_bits_uop_debug_inst}, {ldq_11_bits_uop_debug_inst}, {ldq_10_bits_uop_debug_inst}, {ldq_9_bits_uop_debug_inst}, {ldq_8_bits_uop_debug_inst}, {ldq_7_bits_uop_debug_inst}, {ldq_6_bits_uop_debug_inst}, {ldq_5_bits_uop_debug_inst}, {ldq_4_bits_uop_debug_inst}, {ldq_3_bits_uop_debug_inst}, {ldq_2_bits_uop_debug_inst}, {ldq_1_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_118 = {{ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_23_bits_uop_is_rvc}, {ldq_22_bits_uop_is_rvc}, {ldq_21_bits_uop_is_rvc}, {ldq_20_bits_uop_is_rvc}, {ldq_19_bits_uop_is_rvc}, {ldq_18_bits_uop_is_rvc}, {ldq_17_bits_uop_is_rvc}, {ldq_16_bits_uop_is_rvc}, {ldq_15_bits_uop_is_rvc}, {ldq_14_bits_uop_is_rvc}, {ldq_13_bits_uop_is_rvc}, {ldq_12_bits_uop_is_rvc}, {ldq_11_bits_uop_is_rvc}, {ldq_10_bits_uop_is_rvc}, {ldq_9_bits_uop_is_rvc}, {ldq_8_bits_uop_is_rvc}, {ldq_7_bits_uop_is_rvc}, {ldq_6_bits_uop_is_rvc}, {ldq_5_bits_uop_is_rvc}, {ldq_4_bits_uop_is_rvc}, {ldq_3_bits_uop_is_rvc}, {ldq_2_bits_uop_is_rvc}, {ldq_1_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][39:0] _GEN_119 = {{ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_23_bits_uop_debug_pc}, {ldq_22_bits_uop_debug_pc}, {ldq_21_bits_uop_debug_pc}, {ldq_20_bits_uop_debug_pc}, {ldq_19_bits_uop_debug_pc}, {ldq_18_bits_uop_debug_pc}, {ldq_17_bits_uop_debug_pc}, {ldq_16_bits_uop_debug_pc}, {ldq_15_bits_uop_debug_pc}, {ldq_14_bits_uop_debug_pc}, {ldq_13_bits_uop_debug_pc}, {ldq_12_bits_uop_debug_pc}, {ldq_11_bits_uop_debug_pc}, {ldq_10_bits_uop_debug_pc}, {ldq_9_bits_uop_debug_pc}, {ldq_8_bits_uop_debug_pc}, {ldq_7_bits_uop_debug_pc}, {ldq_6_bits_uop_debug_pc}, {ldq_5_bits_uop_debug_pc}, {ldq_4_bits_uop_debug_pc}, {ldq_3_bits_uop_debug_pc}, {ldq_2_bits_uop_debug_pc}, {ldq_1_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][2:0]  _GEN_120 = {{ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_23_bits_uop_iq_type}, {ldq_22_bits_uop_iq_type}, {ldq_21_bits_uop_iq_type}, {ldq_20_bits_uop_iq_type}, {ldq_19_bits_uop_iq_type}, {ldq_18_bits_uop_iq_type}, {ldq_17_bits_uop_iq_type}, {ldq_16_bits_uop_iq_type}, {ldq_15_bits_uop_iq_type}, {ldq_14_bits_uop_iq_type}, {ldq_13_bits_uop_iq_type}, {ldq_12_bits_uop_iq_type}, {ldq_11_bits_uop_iq_type}, {ldq_10_bits_uop_iq_type}, {ldq_9_bits_uop_iq_type}, {ldq_8_bits_uop_iq_type}, {ldq_7_bits_uop_iq_type}, {ldq_6_bits_uop_iq_type}, {ldq_5_bits_uop_iq_type}, {ldq_4_bits_uop_iq_type}, {ldq_3_bits_uop_iq_type}, {ldq_2_bits_uop_iq_type}, {ldq_1_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][9:0]  _GEN_121 = {{ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_23_bits_uop_fu_code}, {ldq_22_bits_uop_fu_code}, {ldq_21_bits_uop_fu_code}, {ldq_20_bits_uop_fu_code}, {ldq_19_bits_uop_fu_code}, {ldq_18_bits_uop_fu_code}, {ldq_17_bits_uop_fu_code}, {ldq_16_bits_uop_fu_code}, {ldq_15_bits_uop_fu_code}, {ldq_14_bits_uop_fu_code}, {ldq_13_bits_uop_fu_code}, {ldq_12_bits_uop_fu_code}, {ldq_11_bits_uop_fu_code}, {ldq_10_bits_uop_fu_code}, {ldq_9_bits_uop_fu_code}, {ldq_8_bits_uop_fu_code}, {ldq_7_bits_uop_fu_code}, {ldq_6_bits_uop_fu_code}, {ldq_5_bits_uop_fu_code}, {ldq_4_bits_uop_fu_code}, {ldq_3_bits_uop_fu_code}, {ldq_2_bits_uop_fu_code}, {ldq_1_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][3:0]  _GEN_122 = {{ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_23_bits_uop_ctrl_br_type}, {ldq_22_bits_uop_ctrl_br_type}, {ldq_21_bits_uop_ctrl_br_type}, {ldq_20_bits_uop_ctrl_br_type}, {ldq_19_bits_uop_ctrl_br_type}, {ldq_18_bits_uop_ctrl_br_type}, {ldq_17_bits_uop_ctrl_br_type}, {ldq_16_bits_uop_ctrl_br_type}, {ldq_15_bits_uop_ctrl_br_type}, {ldq_14_bits_uop_ctrl_br_type}, {ldq_13_bits_uop_ctrl_br_type}, {ldq_12_bits_uop_ctrl_br_type}, {ldq_11_bits_uop_ctrl_br_type}, {ldq_10_bits_uop_ctrl_br_type}, {ldq_9_bits_uop_ctrl_br_type}, {ldq_8_bits_uop_ctrl_br_type}, {ldq_7_bits_uop_ctrl_br_type}, {ldq_6_bits_uop_ctrl_br_type}, {ldq_5_bits_uop_ctrl_br_type}, {ldq_4_bits_uop_ctrl_br_type}, {ldq_3_bits_uop_ctrl_br_type}, {ldq_2_bits_uop_ctrl_br_type}, {ldq_1_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][1:0]  _GEN_123 = {{ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_23_bits_uop_ctrl_op1_sel}, {ldq_22_bits_uop_ctrl_op1_sel}, {ldq_21_bits_uop_ctrl_op1_sel}, {ldq_20_bits_uop_ctrl_op1_sel}, {ldq_19_bits_uop_ctrl_op1_sel}, {ldq_18_bits_uop_ctrl_op1_sel}, {ldq_17_bits_uop_ctrl_op1_sel}, {ldq_16_bits_uop_ctrl_op1_sel}, {ldq_15_bits_uop_ctrl_op1_sel}, {ldq_14_bits_uop_ctrl_op1_sel}, {ldq_13_bits_uop_ctrl_op1_sel}, {ldq_12_bits_uop_ctrl_op1_sel}, {ldq_11_bits_uop_ctrl_op1_sel}, {ldq_10_bits_uop_ctrl_op1_sel}, {ldq_9_bits_uop_ctrl_op1_sel}, {ldq_8_bits_uop_ctrl_op1_sel}, {ldq_7_bits_uop_ctrl_op1_sel}, {ldq_6_bits_uop_ctrl_op1_sel}, {ldq_5_bits_uop_ctrl_op1_sel}, {ldq_4_bits_uop_ctrl_op1_sel}, {ldq_3_bits_uop_ctrl_op1_sel}, {ldq_2_bits_uop_ctrl_op1_sel}, {ldq_1_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][2:0]  _GEN_124 = {{ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_23_bits_uop_ctrl_op2_sel}, {ldq_22_bits_uop_ctrl_op2_sel}, {ldq_21_bits_uop_ctrl_op2_sel}, {ldq_20_bits_uop_ctrl_op2_sel}, {ldq_19_bits_uop_ctrl_op2_sel}, {ldq_18_bits_uop_ctrl_op2_sel}, {ldq_17_bits_uop_ctrl_op2_sel}, {ldq_16_bits_uop_ctrl_op2_sel}, {ldq_15_bits_uop_ctrl_op2_sel}, {ldq_14_bits_uop_ctrl_op2_sel}, {ldq_13_bits_uop_ctrl_op2_sel}, {ldq_12_bits_uop_ctrl_op2_sel}, {ldq_11_bits_uop_ctrl_op2_sel}, {ldq_10_bits_uop_ctrl_op2_sel}, {ldq_9_bits_uop_ctrl_op2_sel}, {ldq_8_bits_uop_ctrl_op2_sel}, {ldq_7_bits_uop_ctrl_op2_sel}, {ldq_6_bits_uop_ctrl_op2_sel}, {ldq_5_bits_uop_ctrl_op2_sel}, {ldq_4_bits_uop_ctrl_op2_sel}, {ldq_3_bits_uop_ctrl_op2_sel}, {ldq_2_bits_uop_ctrl_op2_sel}, {ldq_1_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][2:0]  _GEN_125 = {{ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_23_bits_uop_ctrl_imm_sel}, {ldq_22_bits_uop_ctrl_imm_sel}, {ldq_21_bits_uop_ctrl_imm_sel}, {ldq_20_bits_uop_ctrl_imm_sel}, {ldq_19_bits_uop_ctrl_imm_sel}, {ldq_18_bits_uop_ctrl_imm_sel}, {ldq_17_bits_uop_ctrl_imm_sel}, {ldq_16_bits_uop_ctrl_imm_sel}, {ldq_15_bits_uop_ctrl_imm_sel}, {ldq_14_bits_uop_ctrl_imm_sel}, {ldq_13_bits_uop_ctrl_imm_sel}, {ldq_12_bits_uop_ctrl_imm_sel}, {ldq_11_bits_uop_ctrl_imm_sel}, {ldq_10_bits_uop_ctrl_imm_sel}, {ldq_9_bits_uop_ctrl_imm_sel}, {ldq_8_bits_uop_ctrl_imm_sel}, {ldq_7_bits_uop_ctrl_imm_sel}, {ldq_6_bits_uop_ctrl_imm_sel}, {ldq_5_bits_uop_ctrl_imm_sel}, {ldq_4_bits_uop_ctrl_imm_sel}, {ldq_3_bits_uop_ctrl_imm_sel}, {ldq_2_bits_uop_ctrl_imm_sel}, {ldq_1_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][3:0]  _GEN_126 = {{ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_23_bits_uop_ctrl_op_fcn}, {ldq_22_bits_uop_ctrl_op_fcn}, {ldq_21_bits_uop_ctrl_op_fcn}, {ldq_20_bits_uop_ctrl_op_fcn}, {ldq_19_bits_uop_ctrl_op_fcn}, {ldq_18_bits_uop_ctrl_op_fcn}, {ldq_17_bits_uop_ctrl_op_fcn}, {ldq_16_bits_uop_ctrl_op_fcn}, {ldq_15_bits_uop_ctrl_op_fcn}, {ldq_14_bits_uop_ctrl_op_fcn}, {ldq_13_bits_uop_ctrl_op_fcn}, {ldq_12_bits_uop_ctrl_op_fcn}, {ldq_11_bits_uop_ctrl_op_fcn}, {ldq_10_bits_uop_ctrl_op_fcn}, {ldq_9_bits_uop_ctrl_op_fcn}, {ldq_8_bits_uop_ctrl_op_fcn}, {ldq_7_bits_uop_ctrl_op_fcn}, {ldq_6_bits_uop_ctrl_op_fcn}, {ldq_5_bits_uop_ctrl_op_fcn}, {ldq_4_bits_uop_ctrl_op_fcn}, {ldq_3_bits_uop_ctrl_op_fcn}, {ldq_2_bits_uop_ctrl_op_fcn}, {ldq_1_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_127 = {{ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_23_bits_uop_ctrl_fcn_dw}, {ldq_22_bits_uop_ctrl_fcn_dw}, {ldq_21_bits_uop_ctrl_fcn_dw}, {ldq_20_bits_uop_ctrl_fcn_dw}, {ldq_19_bits_uop_ctrl_fcn_dw}, {ldq_18_bits_uop_ctrl_fcn_dw}, {ldq_17_bits_uop_ctrl_fcn_dw}, {ldq_16_bits_uop_ctrl_fcn_dw}, {ldq_15_bits_uop_ctrl_fcn_dw}, {ldq_14_bits_uop_ctrl_fcn_dw}, {ldq_13_bits_uop_ctrl_fcn_dw}, {ldq_12_bits_uop_ctrl_fcn_dw}, {ldq_11_bits_uop_ctrl_fcn_dw}, {ldq_10_bits_uop_ctrl_fcn_dw}, {ldq_9_bits_uop_ctrl_fcn_dw}, {ldq_8_bits_uop_ctrl_fcn_dw}, {ldq_7_bits_uop_ctrl_fcn_dw}, {ldq_6_bits_uop_ctrl_fcn_dw}, {ldq_5_bits_uop_ctrl_fcn_dw}, {ldq_4_bits_uop_ctrl_fcn_dw}, {ldq_3_bits_uop_ctrl_fcn_dw}, {ldq_2_bits_uop_ctrl_fcn_dw}, {ldq_1_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][2:0]  _GEN_128 = {{ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_23_bits_uop_ctrl_csr_cmd}, {ldq_22_bits_uop_ctrl_csr_cmd}, {ldq_21_bits_uop_ctrl_csr_cmd}, {ldq_20_bits_uop_ctrl_csr_cmd}, {ldq_19_bits_uop_ctrl_csr_cmd}, {ldq_18_bits_uop_ctrl_csr_cmd}, {ldq_17_bits_uop_ctrl_csr_cmd}, {ldq_16_bits_uop_ctrl_csr_cmd}, {ldq_15_bits_uop_ctrl_csr_cmd}, {ldq_14_bits_uop_ctrl_csr_cmd}, {ldq_13_bits_uop_ctrl_csr_cmd}, {ldq_12_bits_uop_ctrl_csr_cmd}, {ldq_11_bits_uop_ctrl_csr_cmd}, {ldq_10_bits_uop_ctrl_csr_cmd}, {ldq_9_bits_uop_ctrl_csr_cmd}, {ldq_8_bits_uop_ctrl_csr_cmd}, {ldq_7_bits_uop_ctrl_csr_cmd}, {ldq_6_bits_uop_ctrl_csr_cmd}, {ldq_5_bits_uop_ctrl_csr_cmd}, {ldq_4_bits_uop_ctrl_csr_cmd}, {ldq_3_bits_uop_ctrl_csr_cmd}, {ldq_2_bits_uop_ctrl_csr_cmd}, {ldq_1_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_129 = {{ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_23_bits_uop_ctrl_is_load}, {ldq_22_bits_uop_ctrl_is_load}, {ldq_21_bits_uop_ctrl_is_load}, {ldq_20_bits_uop_ctrl_is_load}, {ldq_19_bits_uop_ctrl_is_load}, {ldq_18_bits_uop_ctrl_is_load}, {ldq_17_bits_uop_ctrl_is_load}, {ldq_16_bits_uop_ctrl_is_load}, {ldq_15_bits_uop_ctrl_is_load}, {ldq_14_bits_uop_ctrl_is_load}, {ldq_13_bits_uop_ctrl_is_load}, {ldq_12_bits_uop_ctrl_is_load}, {ldq_11_bits_uop_ctrl_is_load}, {ldq_10_bits_uop_ctrl_is_load}, {ldq_9_bits_uop_ctrl_is_load}, {ldq_8_bits_uop_ctrl_is_load}, {ldq_7_bits_uop_ctrl_is_load}, {ldq_6_bits_uop_ctrl_is_load}, {ldq_5_bits_uop_ctrl_is_load}, {ldq_4_bits_uop_ctrl_is_load}, {ldq_3_bits_uop_ctrl_is_load}, {ldq_2_bits_uop_ctrl_is_load}, {ldq_1_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_130 = {{ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_23_bits_uop_ctrl_is_sta}, {ldq_22_bits_uop_ctrl_is_sta}, {ldq_21_bits_uop_ctrl_is_sta}, {ldq_20_bits_uop_ctrl_is_sta}, {ldq_19_bits_uop_ctrl_is_sta}, {ldq_18_bits_uop_ctrl_is_sta}, {ldq_17_bits_uop_ctrl_is_sta}, {ldq_16_bits_uop_ctrl_is_sta}, {ldq_15_bits_uop_ctrl_is_sta}, {ldq_14_bits_uop_ctrl_is_sta}, {ldq_13_bits_uop_ctrl_is_sta}, {ldq_12_bits_uop_ctrl_is_sta}, {ldq_11_bits_uop_ctrl_is_sta}, {ldq_10_bits_uop_ctrl_is_sta}, {ldq_9_bits_uop_ctrl_is_sta}, {ldq_8_bits_uop_ctrl_is_sta}, {ldq_7_bits_uop_ctrl_is_sta}, {ldq_6_bits_uop_ctrl_is_sta}, {ldq_5_bits_uop_ctrl_is_sta}, {ldq_4_bits_uop_ctrl_is_sta}, {ldq_3_bits_uop_ctrl_is_sta}, {ldq_2_bits_uop_ctrl_is_sta}, {ldq_1_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_131 = {{ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_23_bits_uop_ctrl_is_std}, {ldq_22_bits_uop_ctrl_is_std}, {ldq_21_bits_uop_ctrl_is_std}, {ldq_20_bits_uop_ctrl_is_std}, {ldq_19_bits_uop_ctrl_is_std}, {ldq_18_bits_uop_ctrl_is_std}, {ldq_17_bits_uop_ctrl_is_std}, {ldq_16_bits_uop_ctrl_is_std}, {ldq_15_bits_uop_ctrl_is_std}, {ldq_14_bits_uop_ctrl_is_std}, {ldq_13_bits_uop_ctrl_is_std}, {ldq_12_bits_uop_ctrl_is_std}, {ldq_11_bits_uop_ctrl_is_std}, {ldq_10_bits_uop_ctrl_is_std}, {ldq_9_bits_uop_ctrl_is_std}, {ldq_8_bits_uop_ctrl_is_std}, {ldq_7_bits_uop_ctrl_is_std}, {ldq_6_bits_uop_ctrl_is_std}, {ldq_5_bits_uop_ctrl_is_std}, {ldq_4_bits_uop_ctrl_is_std}, {ldq_3_bits_uop_ctrl_is_std}, {ldq_2_bits_uop_ctrl_is_std}, {ldq_1_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][1:0]  _GEN_132 = {{ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_23_bits_uop_iw_state}, {ldq_22_bits_uop_iw_state}, {ldq_21_bits_uop_iw_state}, {ldq_20_bits_uop_iw_state}, {ldq_19_bits_uop_iw_state}, {ldq_18_bits_uop_iw_state}, {ldq_17_bits_uop_iw_state}, {ldq_16_bits_uop_iw_state}, {ldq_15_bits_uop_iw_state}, {ldq_14_bits_uop_iw_state}, {ldq_13_bits_uop_iw_state}, {ldq_12_bits_uop_iw_state}, {ldq_11_bits_uop_iw_state}, {ldq_10_bits_uop_iw_state}, {ldq_9_bits_uop_iw_state}, {ldq_8_bits_uop_iw_state}, {ldq_7_bits_uop_iw_state}, {ldq_6_bits_uop_iw_state}, {ldq_5_bits_uop_iw_state}, {ldq_4_bits_uop_iw_state}, {ldq_3_bits_uop_iw_state}, {ldq_2_bits_uop_iw_state}, {ldq_1_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_133 = {{ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_23_bits_uop_iw_p1_poisoned}, {ldq_22_bits_uop_iw_p1_poisoned}, {ldq_21_bits_uop_iw_p1_poisoned}, {ldq_20_bits_uop_iw_p1_poisoned}, {ldq_19_bits_uop_iw_p1_poisoned}, {ldq_18_bits_uop_iw_p1_poisoned}, {ldq_17_bits_uop_iw_p1_poisoned}, {ldq_16_bits_uop_iw_p1_poisoned}, {ldq_15_bits_uop_iw_p1_poisoned}, {ldq_14_bits_uop_iw_p1_poisoned}, {ldq_13_bits_uop_iw_p1_poisoned}, {ldq_12_bits_uop_iw_p1_poisoned}, {ldq_11_bits_uop_iw_p1_poisoned}, {ldq_10_bits_uop_iw_p1_poisoned}, {ldq_9_bits_uop_iw_p1_poisoned}, {ldq_8_bits_uop_iw_p1_poisoned}, {ldq_7_bits_uop_iw_p1_poisoned}, {ldq_6_bits_uop_iw_p1_poisoned}, {ldq_5_bits_uop_iw_p1_poisoned}, {ldq_4_bits_uop_iw_p1_poisoned}, {ldq_3_bits_uop_iw_p1_poisoned}, {ldq_2_bits_uop_iw_p1_poisoned}, {ldq_1_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_134 = {{ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_23_bits_uop_iw_p2_poisoned}, {ldq_22_bits_uop_iw_p2_poisoned}, {ldq_21_bits_uop_iw_p2_poisoned}, {ldq_20_bits_uop_iw_p2_poisoned}, {ldq_19_bits_uop_iw_p2_poisoned}, {ldq_18_bits_uop_iw_p2_poisoned}, {ldq_17_bits_uop_iw_p2_poisoned}, {ldq_16_bits_uop_iw_p2_poisoned}, {ldq_15_bits_uop_iw_p2_poisoned}, {ldq_14_bits_uop_iw_p2_poisoned}, {ldq_13_bits_uop_iw_p2_poisoned}, {ldq_12_bits_uop_iw_p2_poisoned}, {ldq_11_bits_uop_iw_p2_poisoned}, {ldq_10_bits_uop_iw_p2_poisoned}, {ldq_9_bits_uop_iw_p2_poisoned}, {ldq_8_bits_uop_iw_p2_poisoned}, {ldq_7_bits_uop_iw_p2_poisoned}, {ldq_6_bits_uop_iw_p2_poisoned}, {ldq_5_bits_uop_iw_p2_poisoned}, {ldq_4_bits_uop_iw_p2_poisoned}, {ldq_3_bits_uop_iw_p2_poisoned}, {ldq_2_bits_uop_iw_p2_poisoned}, {ldq_1_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_135 = {{ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_23_bits_uop_is_br}, {ldq_22_bits_uop_is_br}, {ldq_21_bits_uop_is_br}, {ldq_20_bits_uop_is_br}, {ldq_19_bits_uop_is_br}, {ldq_18_bits_uop_is_br}, {ldq_17_bits_uop_is_br}, {ldq_16_bits_uop_is_br}, {ldq_15_bits_uop_is_br}, {ldq_14_bits_uop_is_br}, {ldq_13_bits_uop_is_br}, {ldq_12_bits_uop_is_br}, {ldq_11_bits_uop_is_br}, {ldq_10_bits_uop_is_br}, {ldq_9_bits_uop_is_br}, {ldq_8_bits_uop_is_br}, {ldq_7_bits_uop_is_br}, {ldq_6_bits_uop_is_br}, {ldq_5_bits_uop_is_br}, {ldq_4_bits_uop_is_br}, {ldq_3_bits_uop_is_br}, {ldq_2_bits_uop_is_br}, {ldq_1_bits_uop_is_br}, {ldq_0_bits_uop_is_br}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_136 = {{ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_23_bits_uop_is_jalr}, {ldq_22_bits_uop_is_jalr}, {ldq_21_bits_uop_is_jalr}, {ldq_20_bits_uop_is_jalr}, {ldq_19_bits_uop_is_jalr}, {ldq_18_bits_uop_is_jalr}, {ldq_17_bits_uop_is_jalr}, {ldq_16_bits_uop_is_jalr}, {ldq_15_bits_uop_is_jalr}, {ldq_14_bits_uop_is_jalr}, {ldq_13_bits_uop_is_jalr}, {ldq_12_bits_uop_is_jalr}, {ldq_11_bits_uop_is_jalr}, {ldq_10_bits_uop_is_jalr}, {ldq_9_bits_uop_is_jalr}, {ldq_8_bits_uop_is_jalr}, {ldq_7_bits_uop_is_jalr}, {ldq_6_bits_uop_is_jalr}, {ldq_5_bits_uop_is_jalr}, {ldq_4_bits_uop_is_jalr}, {ldq_3_bits_uop_is_jalr}, {ldq_2_bits_uop_is_jalr}, {ldq_1_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_137 = {{ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_23_bits_uop_is_jal}, {ldq_22_bits_uop_is_jal}, {ldq_21_bits_uop_is_jal}, {ldq_20_bits_uop_is_jal}, {ldq_19_bits_uop_is_jal}, {ldq_18_bits_uop_is_jal}, {ldq_17_bits_uop_is_jal}, {ldq_16_bits_uop_is_jal}, {ldq_15_bits_uop_is_jal}, {ldq_14_bits_uop_is_jal}, {ldq_13_bits_uop_is_jal}, {ldq_12_bits_uop_is_jal}, {ldq_11_bits_uop_is_jal}, {ldq_10_bits_uop_is_jal}, {ldq_9_bits_uop_is_jal}, {ldq_8_bits_uop_is_jal}, {ldq_7_bits_uop_is_jal}, {ldq_6_bits_uop_is_jal}, {ldq_5_bits_uop_is_jal}, {ldq_4_bits_uop_is_jal}, {ldq_3_bits_uop_is_jal}, {ldq_2_bits_uop_is_jal}, {ldq_1_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_138 = {{ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_23_bits_uop_is_sfb}, {ldq_22_bits_uop_is_sfb}, {ldq_21_bits_uop_is_sfb}, {ldq_20_bits_uop_is_sfb}, {ldq_19_bits_uop_is_sfb}, {ldq_18_bits_uop_is_sfb}, {ldq_17_bits_uop_is_sfb}, {ldq_16_bits_uop_is_sfb}, {ldq_15_bits_uop_is_sfb}, {ldq_14_bits_uop_is_sfb}, {ldq_13_bits_uop_is_sfb}, {ldq_12_bits_uop_is_sfb}, {ldq_11_bits_uop_is_sfb}, {ldq_10_bits_uop_is_sfb}, {ldq_9_bits_uop_is_sfb}, {ldq_8_bits_uop_is_sfb}, {ldq_7_bits_uop_is_sfb}, {ldq_6_bits_uop_is_sfb}, {ldq_5_bits_uop_is_sfb}, {ldq_4_bits_uop_is_sfb}, {ldq_3_bits_uop_is_sfb}, {ldq_2_bits_uop_is_sfb}, {ldq_1_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [15:0]       _GEN_139 = _GEN_109[ldq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :414:30, :464:79]
  wire [31:0][3:0]  _GEN_140 = {{ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_23_bits_uop_br_tag}, {ldq_22_bits_uop_br_tag}, {ldq_21_bits_uop_br_tag}, {ldq_20_bits_uop_br_tag}, {ldq_19_bits_uop_br_tag}, {ldq_18_bits_uop_br_tag}, {ldq_17_bits_uop_br_tag}, {ldq_16_bits_uop_br_tag}, {ldq_15_bits_uop_br_tag}, {ldq_14_bits_uop_br_tag}, {ldq_13_bits_uop_br_tag}, {ldq_12_bits_uop_br_tag}, {ldq_11_bits_uop_br_tag}, {ldq_10_bits_uop_br_tag}, {ldq_9_bits_uop_br_tag}, {ldq_8_bits_uop_br_tag}, {ldq_7_bits_uop_br_tag}, {ldq_6_bits_uop_br_tag}, {ldq_5_bits_uop_br_tag}, {ldq_4_bits_uop_br_tag}, {ldq_3_bits_uop_br_tag}, {ldq_2_bits_uop_br_tag}, {ldq_1_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][4:0]  _GEN_141 = {{ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_23_bits_uop_ftq_idx}, {ldq_22_bits_uop_ftq_idx}, {ldq_21_bits_uop_ftq_idx}, {ldq_20_bits_uop_ftq_idx}, {ldq_19_bits_uop_ftq_idx}, {ldq_18_bits_uop_ftq_idx}, {ldq_17_bits_uop_ftq_idx}, {ldq_16_bits_uop_ftq_idx}, {ldq_15_bits_uop_ftq_idx}, {ldq_14_bits_uop_ftq_idx}, {ldq_13_bits_uop_ftq_idx}, {ldq_12_bits_uop_ftq_idx}, {ldq_11_bits_uop_ftq_idx}, {ldq_10_bits_uop_ftq_idx}, {ldq_9_bits_uop_ftq_idx}, {ldq_8_bits_uop_ftq_idx}, {ldq_7_bits_uop_ftq_idx}, {ldq_6_bits_uop_ftq_idx}, {ldq_5_bits_uop_ftq_idx}, {ldq_4_bits_uop_ftq_idx}, {ldq_3_bits_uop_ftq_idx}, {ldq_2_bits_uop_ftq_idx}, {ldq_1_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_142 = {{ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_23_bits_uop_edge_inst}, {ldq_22_bits_uop_edge_inst}, {ldq_21_bits_uop_edge_inst}, {ldq_20_bits_uop_edge_inst}, {ldq_19_bits_uop_edge_inst}, {ldq_18_bits_uop_edge_inst}, {ldq_17_bits_uop_edge_inst}, {ldq_16_bits_uop_edge_inst}, {ldq_15_bits_uop_edge_inst}, {ldq_14_bits_uop_edge_inst}, {ldq_13_bits_uop_edge_inst}, {ldq_12_bits_uop_edge_inst}, {ldq_11_bits_uop_edge_inst}, {ldq_10_bits_uop_edge_inst}, {ldq_9_bits_uop_edge_inst}, {ldq_8_bits_uop_edge_inst}, {ldq_7_bits_uop_edge_inst}, {ldq_6_bits_uop_edge_inst}, {ldq_5_bits_uop_edge_inst}, {ldq_4_bits_uop_edge_inst}, {ldq_3_bits_uop_edge_inst}, {ldq_2_bits_uop_edge_inst}, {ldq_1_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][5:0]  _GEN_143 = {{ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_23_bits_uop_pc_lob}, {ldq_22_bits_uop_pc_lob}, {ldq_21_bits_uop_pc_lob}, {ldq_20_bits_uop_pc_lob}, {ldq_19_bits_uop_pc_lob}, {ldq_18_bits_uop_pc_lob}, {ldq_17_bits_uop_pc_lob}, {ldq_16_bits_uop_pc_lob}, {ldq_15_bits_uop_pc_lob}, {ldq_14_bits_uop_pc_lob}, {ldq_13_bits_uop_pc_lob}, {ldq_12_bits_uop_pc_lob}, {ldq_11_bits_uop_pc_lob}, {ldq_10_bits_uop_pc_lob}, {ldq_9_bits_uop_pc_lob}, {ldq_8_bits_uop_pc_lob}, {ldq_7_bits_uop_pc_lob}, {ldq_6_bits_uop_pc_lob}, {ldq_5_bits_uop_pc_lob}, {ldq_4_bits_uop_pc_lob}, {ldq_3_bits_uop_pc_lob}, {ldq_2_bits_uop_pc_lob}, {ldq_1_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_144 = {{ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_23_bits_uop_taken}, {ldq_22_bits_uop_taken}, {ldq_21_bits_uop_taken}, {ldq_20_bits_uop_taken}, {ldq_19_bits_uop_taken}, {ldq_18_bits_uop_taken}, {ldq_17_bits_uop_taken}, {ldq_16_bits_uop_taken}, {ldq_15_bits_uop_taken}, {ldq_14_bits_uop_taken}, {ldq_13_bits_uop_taken}, {ldq_12_bits_uop_taken}, {ldq_11_bits_uop_taken}, {ldq_10_bits_uop_taken}, {ldq_9_bits_uop_taken}, {ldq_8_bits_uop_taken}, {ldq_7_bits_uop_taken}, {ldq_6_bits_uop_taken}, {ldq_5_bits_uop_taken}, {ldq_4_bits_uop_taken}, {ldq_3_bits_uop_taken}, {ldq_2_bits_uop_taken}, {ldq_1_bits_uop_taken}, {ldq_0_bits_uop_taken}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][19:0] _GEN_145 = {{ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_23_bits_uop_imm_packed}, {ldq_22_bits_uop_imm_packed}, {ldq_21_bits_uop_imm_packed}, {ldq_20_bits_uop_imm_packed}, {ldq_19_bits_uop_imm_packed}, {ldq_18_bits_uop_imm_packed}, {ldq_17_bits_uop_imm_packed}, {ldq_16_bits_uop_imm_packed}, {ldq_15_bits_uop_imm_packed}, {ldq_14_bits_uop_imm_packed}, {ldq_13_bits_uop_imm_packed}, {ldq_12_bits_uop_imm_packed}, {ldq_11_bits_uop_imm_packed}, {ldq_10_bits_uop_imm_packed}, {ldq_9_bits_uop_imm_packed}, {ldq_8_bits_uop_imm_packed}, {ldq_7_bits_uop_imm_packed}, {ldq_6_bits_uop_imm_packed}, {ldq_5_bits_uop_imm_packed}, {ldq_4_bits_uop_imm_packed}, {ldq_3_bits_uop_imm_packed}, {ldq_2_bits_uop_imm_packed}, {ldq_1_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][11:0] _GEN_146 = {{ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_23_bits_uop_csr_addr}, {ldq_22_bits_uop_csr_addr}, {ldq_21_bits_uop_csr_addr}, {ldq_20_bits_uop_csr_addr}, {ldq_19_bits_uop_csr_addr}, {ldq_18_bits_uop_csr_addr}, {ldq_17_bits_uop_csr_addr}, {ldq_16_bits_uop_csr_addr}, {ldq_15_bits_uop_csr_addr}, {ldq_14_bits_uop_csr_addr}, {ldq_13_bits_uop_csr_addr}, {ldq_12_bits_uop_csr_addr}, {ldq_11_bits_uop_csr_addr}, {ldq_10_bits_uop_csr_addr}, {ldq_9_bits_uop_csr_addr}, {ldq_8_bits_uop_csr_addr}, {ldq_7_bits_uop_csr_addr}, {ldq_6_bits_uop_csr_addr}, {ldq_5_bits_uop_csr_addr}, {ldq_4_bits_uop_csr_addr}, {ldq_3_bits_uop_csr_addr}, {ldq_2_bits_uop_csr_addr}, {ldq_1_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][6:0]  _GEN_147 = {{ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_23_bits_uop_rob_idx}, {ldq_22_bits_uop_rob_idx}, {ldq_21_bits_uop_rob_idx}, {ldq_20_bits_uop_rob_idx}, {ldq_19_bits_uop_rob_idx}, {ldq_18_bits_uop_rob_idx}, {ldq_17_bits_uop_rob_idx}, {ldq_16_bits_uop_rob_idx}, {ldq_15_bits_uop_rob_idx}, {ldq_14_bits_uop_rob_idx}, {ldq_13_bits_uop_rob_idx}, {ldq_12_bits_uop_rob_idx}, {ldq_11_bits_uop_rob_idx}, {ldq_10_bits_uop_rob_idx}, {ldq_9_bits_uop_rob_idx}, {ldq_8_bits_uop_rob_idx}, {ldq_7_bits_uop_rob_idx}, {ldq_6_bits_uop_rob_idx}, {ldq_5_bits_uop_rob_idx}, {ldq_4_bits_uop_rob_idx}, {ldq_3_bits_uop_rob_idx}, {ldq_2_bits_uop_rob_idx}, {ldq_1_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][4:0]  _GEN_148 = {{ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_23_bits_uop_ldq_idx}, {ldq_22_bits_uop_ldq_idx}, {ldq_21_bits_uop_ldq_idx}, {ldq_20_bits_uop_ldq_idx}, {ldq_19_bits_uop_ldq_idx}, {ldq_18_bits_uop_ldq_idx}, {ldq_17_bits_uop_ldq_idx}, {ldq_16_bits_uop_ldq_idx}, {ldq_15_bits_uop_ldq_idx}, {ldq_14_bits_uop_ldq_idx}, {ldq_13_bits_uop_ldq_idx}, {ldq_12_bits_uop_ldq_idx}, {ldq_11_bits_uop_ldq_idx}, {ldq_10_bits_uop_ldq_idx}, {ldq_9_bits_uop_ldq_idx}, {ldq_8_bits_uop_ldq_idx}, {ldq_7_bits_uop_ldq_idx}, {ldq_6_bits_uop_ldq_idx}, {ldq_5_bits_uop_ldq_idx}, {ldq_4_bits_uop_ldq_idx}, {ldq_3_bits_uop_ldq_idx}, {ldq_2_bits_uop_ldq_idx}, {ldq_1_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [4:0]        mem_ldq_retry_e_out_bits_uop_stq_idx = _GEN_110[ldq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :414:30, :464:79]
  wire [31:0][1:0]  _GEN_149 = {{ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_23_bits_uop_rxq_idx}, {ldq_22_bits_uop_rxq_idx}, {ldq_21_bits_uop_rxq_idx}, {ldq_20_bits_uop_rxq_idx}, {ldq_19_bits_uop_rxq_idx}, {ldq_18_bits_uop_rxq_idx}, {ldq_17_bits_uop_rxq_idx}, {ldq_16_bits_uop_rxq_idx}, {ldq_15_bits_uop_rxq_idx}, {ldq_14_bits_uop_rxq_idx}, {ldq_13_bits_uop_rxq_idx}, {ldq_12_bits_uop_rxq_idx}, {ldq_11_bits_uop_rxq_idx}, {ldq_10_bits_uop_rxq_idx}, {ldq_9_bits_uop_rxq_idx}, {ldq_8_bits_uop_rxq_idx}, {ldq_7_bits_uop_rxq_idx}, {ldq_6_bits_uop_rxq_idx}, {ldq_5_bits_uop_rxq_idx}, {ldq_4_bits_uop_rxq_idx}, {ldq_3_bits_uop_rxq_idx}, {ldq_2_bits_uop_rxq_idx}, {ldq_1_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][6:0]  _GEN_150 = {{ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_23_bits_uop_pdst}, {ldq_22_bits_uop_pdst}, {ldq_21_bits_uop_pdst}, {ldq_20_bits_uop_pdst}, {ldq_19_bits_uop_pdst}, {ldq_18_bits_uop_pdst}, {ldq_17_bits_uop_pdst}, {ldq_16_bits_uop_pdst}, {ldq_15_bits_uop_pdst}, {ldq_14_bits_uop_pdst}, {ldq_13_bits_uop_pdst}, {ldq_12_bits_uop_pdst}, {ldq_11_bits_uop_pdst}, {ldq_10_bits_uop_pdst}, {ldq_9_bits_uop_pdst}, {ldq_8_bits_uop_pdst}, {ldq_7_bits_uop_pdst}, {ldq_6_bits_uop_pdst}, {ldq_5_bits_uop_pdst}, {ldq_4_bits_uop_pdst}, {ldq_3_bits_uop_pdst}, {ldq_2_bits_uop_pdst}, {ldq_1_bits_uop_pdst}, {ldq_0_bits_uop_pdst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [6:0]        _GEN_151 = _GEN_150[ldq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:414:30, :464:79]
  wire [31:0][6:0]  _GEN_152 = {{ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_23_bits_uop_prs1}, {ldq_22_bits_uop_prs1}, {ldq_21_bits_uop_prs1}, {ldq_20_bits_uop_prs1}, {ldq_19_bits_uop_prs1}, {ldq_18_bits_uop_prs1}, {ldq_17_bits_uop_prs1}, {ldq_16_bits_uop_prs1}, {ldq_15_bits_uop_prs1}, {ldq_14_bits_uop_prs1}, {ldq_13_bits_uop_prs1}, {ldq_12_bits_uop_prs1}, {ldq_11_bits_uop_prs1}, {ldq_10_bits_uop_prs1}, {ldq_9_bits_uop_prs1}, {ldq_8_bits_uop_prs1}, {ldq_7_bits_uop_prs1}, {ldq_6_bits_uop_prs1}, {ldq_5_bits_uop_prs1}, {ldq_4_bits_uop_prs1}, {ldq_3_bits_uop_prs1}, {ldq_2_bits_uop_prs1}, {ldq_1_bits_uop_prs1}, {ldq_0_bits_uop_prs1}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][6:0]  _GEN_153 = {{ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_23_bits_uop_prs2}, {ldq_22_bits_uop_prs2}, {ldq_21_bits_uop_prs2}, {ldq_20_bits_uop_prs2}, {ldq_19_bits_uop_prs2}, {ldq_18_bits_uop_prs2}, {ldq_17_bits_uop_prs2}, {ldq_16_bits_uop_prs2}, {ldq_15_bits_uop_prs2}, {ldq_14_bits_uop_prs2}, {ldq_13_bits_uop_prs2}, {ldq_12_bits_uop_prs2}, {ldq_11_bits_uop_prs2}, {ldq_10_bits_uop_prs2}, {ldq_9_bits_uop_prs2}, {ldq_8_bits_uop_prs2}, {ldq_7_bits_uop_prs2}, {ldq_6_bits_uop_prs2}, {ldq_5_bits_uop_prs2}, {ldq_4_bits_uop_prs2}, {ldq_3_bits_uop_prs2}, {ldq_2_bits_uop_prs2}, {ldq_1_bits_uop_prs2}, {ldq_0_bits_uop_prs2}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][6:0]  _GEN_154 = {{ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_23_bits_uop_prs3}, {ldq_22_bits_uop_prs3}, {ldq_21_bits_uop_prs3}, {ldq_20_bits_uop_prs3}, {ldq_19_bits_uop_prs3}, {ldq_18_bits_uop_prs3}, {ldq_17_bits_uop_prs3}, {ldq_16_bits_uop_prs3}, {ldq_15_bits_uop_prs3}, {ldq_14_bits_uop_prs3}, {ldq_13_bits_uop_prs3}, {ldq_12_bits_uop_prs3}, {ldq_11_bits_uop_prs3}, {ldq_10_bits_uop_prs3}, {ldq_9_bits_uop_prs3}, {ldq_8_bits_uop_prs3}, {ldq_7_bits_uop_prs3}, {ldq_6_bits_uop_prs3}, {ldq_5_bits_uop_prs3}, {ldq_4_bits_uop_prs3}, {ldq_3_bits_uop_prs3}, {ldq_2_bits_uop_prs3}, {ldq_1_bits_uop_prs3}, {ldq_0_bits_uop_prs3}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_155 = {{ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_23_bits_uop_prs1_busy}, {ldq_22_bits_uop_prs1_busy}, {ldq_21_bits_uop_prs1_busy}, {ldq_20_bits_uop_prs1_busy}, {ldq_19_bits_uop_prs1_busy}, {ldq_18_bits_uop_prs1_busy}, {ldq_17_bits_uop_prs1_busy}, {ldq_16_bits_uop_prs1_busy}, {ldq_15_bits_uop_prs1_busy}, {ldq_14_bits_uop_prs1_busy}, {ldq_13_bits_uop_prs1_busy}, {ldq_12_bits_uop_prs1_busy}, {ldq_11_bits_uop_prs1_busy}, {ldq_10_bits_uop_prs1_busy}, {ldq_9_bits_uop_prs1_busy}, {ldq_8_bits_uop_prs1_busy}, {ldq_7_bits_uop_prs1_busy}, {ldq_6_bits_uop_prs1_busy}, {ldq_5_bits_uop_prs1_busy}, {ldq_4_bits_uop_prs1_busy}, {ldq_3_bits_uop_prs1_busy}, {ldq_2_bits_uop_prs1_busy}, {ldq_1_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_156 = {{ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_23_bits_uop_prs2_busy}, {ldq_22_bits_uop_prs2_busy}, {ldq_21_bits_uop_prs2_busy}, {ldq_20_bits_uop_prs2_busy}, {ldq_19_bits_uop_prs2_busy}, {ldq_18_bits_uop_prs2_busy}, {ldq_17_bits_uop_prs2_busy}, {ldq_16_bits_uop_prs2_busy}, {ldq_15_bits_uop_prs2_busy}, {ldq_14_bits_uop_prs2_busy}, {ldq_13_bits_uop_prs2_busy}, {ldq_12_bits_uop_prs2_busy}, {ldq_11_bits_uop_prs2_busy}, {ldq_10_bits_uop_prs2_busy}, {ldq_9_bits_uop_prs2_busy}, {ldq_8_bits_uop_prs2_busy}, {ldq_7_bits_uop_prs2_busy}, {ldq_6_bits_uop_prs2_busy}, {ldq_5_bits_uop_prs2_busy}, {ldq_4_bits_uop_prs2_busy}, {ldq_3_bits_uop_prs2_busy}, {ldq_2_bits_uop_prs2_busy}, {ldq_1_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_157 = {{ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_23_bits_uop_prs3_busy}, {ldq_22_bits_uop_prs3_busy}, {ldq_21_bits_uop_prs3_busy}, {ldq_20_bits_uop_prs3_busy}, {ldq_19_bits_uop_prs3_busy}, {ldq_18_bits_uop_prs3_busy}, {ldq_17_bits_uop_prs3_busy}, {ldq_16_bits_uop_prs3_busy}, {ldq_15_bits_uop_prs3_busy}, {ldq_14_bits_uop_prs3_busy}, {ldq_13_bits_uop_prs3_busy}, {ldq_12_bits_uop_prs3_busy}, {ldq_11_bits_uop_prs3_busy}, {ldq_10_bits_uop_prs3_busy}, {ldq_9_bits_uop_prs3_busy}, {ldq_8_bits_uop_prs3_busy}, {ldq_7_bits_uop_prs3_busy}, {ldq_6_bits_uop_prs3_busy}, {ldq_5_bits_uop_prs3_busy}, {ldq_4_bits_uop_prs3_busy}, {ldq_3_bits_uop_prs3_busy}, {ldq_2_bits_uop_prs3_busy}, {ldq_1_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][6:0]  _GEN_158 = {{ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_23_bits_uop_stale_pdst}, {ldq_22_bits_uop_stale_pdst}, {ldq_21_bits_uop_stale_pdst}, {ldq_20_bits_uop_stale_pdst}, {ldq_19_bits_uop_stale_pdst}, {ldq_18_bits_uop_stale_pdst}, {ldq_17_bits_uop_stale_pdst}, {ldq_16_bits_uop_stale_pdst}, {ldq_15_bits_uop_stale_pdst}, {ldq_14_bits_uop_stale_pdst}, {ldq_13_bits_uop_stale_pdst}, {ldq_12_bits_uop_stale_pdst}, {ldq_11_bits_uop_stale_pdst}, {ldq_10_bits_uop_stale_pdst}, {ldq_9_bits_uop_stale_pdst}, {ldq_8_bits_uop_stale_pdst}, {ldq_7_bits_uop_stale_pdst}, {ldq_6_bits_uop_stale_pdst}, {ldq_5_bits_uop_stale_pdst}, {ldq_4_bits_uop_stale_pdst}, {ldq_3_bits_uop_stale_pdst}, {ldq_2_bits_uop_stale_pdst}, {ldq_1_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_159 = {{ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_23_bits_uop_exception}, {ldq_22_bits_uop_exception}, {ldq_21_bits_uop_exception}, {ldq_20_bits_uop_exception}, {ldq_19_bits_uop_exception}, {ldq_18_bits_uop_exception}, {ldq_17_bits_uop_exception}, {ldq_16_bits_uop_exception}, {ldq_15_bits_uop_exception}, {ldq_14_bits_uop_exception}, {ldq_13_bits_uop_exception}, {ldq_12_bits_uop_exception}, {ldq_11_bits_uop_exception}, {ldq_10_bits_uop_exception}, {ldq_9_bits_uop_exception}, {ldq_8_bits_uop_exception}, {ldq_7_bits_uop_exception}, {ldq_6_bits_uop_exception}, {ldq_5_bits_uop_exception}, {ldq_4_bits_uop_exception}, {ldq_3_bits_uop_exception}, {ldq_2_bits_uop_exception}, {ldq_1_bits_uop_exception}, {ldq_0_bits_uop_exception}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][63:0] _GEN_160 = {{ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_23_bits_uop_exc_cause}, {ldq_22_bits_uop_exc_cause}, {ldq_21_bits_uop_exc_cause}, {ldq_20_bits_uop_exc_cause}, {ldq_19_bits_uop_exc_cause}, {ldq_18_bits_uop_exc_cause}, {ldq_17_bits_uop_exc_cause}, {ldq_16_bits_uop_exc_cause}, {ldq_15_bits_uop_exc_cause}, {ldq_14_bits_uop_exc_cause}, {ldq_13_bits_uop_exc_cause}, {ldq_12_bits_uop_exc_cause}, {ldq_11_bits_uop_exc_cause}, {ldq_10_bits_uop_exc_cause}, {ldq_9_bits_uop_exc_cause}, {ldq_8_bits_uop_exc_cause}, {ldq_7_bits_uop_exc_cause}, {ldq_6_bits_uop_exc_cause}, {ldq_5_bits_uop_exc_cause}, {ldq_4_bits_uop_exc_cause}, {ldq_3_bits_uop_exc_cause}, {ldq_2_bits_uop_exc_cause}, {ldq_1_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_161 = {{ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_23_bits_uop_bypassable}, {ldq_22_bits_uop_bypassable}, {ldq_21_bits_uop_bypassable}, {ldq_20_bits_uop_bypassable}, {ldq_19_bits_uop_bypassable}, {ldq_18_bits_uop_bypassable}, {ldq_17_bits_uop_bypassable}, {ldq_16_bits_uop_bypassable}, {ldq_15_bits_uop_bypassable}, {ldq_14_bits_uop_bypassable}, {ldq_13_bits_uop_bypassable}, {ldq_12_bits_uop_bypassable}, {ldq_11_bits_uop_bypassable}, {ldq_10_bits_uop_bypassable}, {ldq_9_bits_uop_bypassable}, {ldq_8_bits_uop_bypassable}, {ldq_7_bits_uop_bypassable}, {ldq_6_bits_uop_bypassable}, {ldq_5_bits_uop_bypassable}, {ldq_4_bits_uop_bypassable}, {ldq_3_bits_uop_bypassable}, {ldq_2_bits_uop_bypassable}, {ldq_1_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][4:0]  _GEN_162 = {{ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_23_bits_uop_mem_cmd}, {ldq_22_bits_uop_mem_cmd}, {ldq_21_bits_uop_mem_cmd}, {ldq_20_bits_uop_mem_cmd}, {ldq_19_bits_uop_mem_cmd}, {ldq_18_bits_uop_mem_cmd}, {ldq_17_bits_uop_mem_cmd}, {ldq_16_bits_uop_mem_cmd}, {ldq_15_bits_uop_mem_cmd}, {ldq_14_bits_uop_mem_cmd}, {ldq_13_bits_uop_mem_cmd}, {ldq_12_bits_uop_mem_cmd}, {ldq_11_bits_uop_mem_cmd}, {ldq_10_bits_uop_mem_cmd}, {ldq_9_bits_uop_mem_cmd}, {ldq_8_bits_uop_mem_cmd}, {ldq_7_bits_uop_mem_cmd}, {ldq_6_bits_uop_mem_cmd}, {ldq_5_bits_uop_mem_cmd}, {ldq_4_bits_uop_mem_cmd}, {ldq_3_bits_uop_mem_cmd}, {ldq_2_bits_uop_mem_cmd}, {ldq_1_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [1:0]        mem_ldq_retry_e_out_bits_uop_mem_size = _GEN_111[ldq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :414:30, :464:79]
  wire [31:0]       _GEN_163 = {{ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_23_bits_uop_mem_signed}, {ldq_22_bits_uop_mem_signed}, {ldq_21_bits_uop_mem_signed}, {ldq_20_bits_uop_mem_signed}, {ldq_19_bits_uop_mem_signed}, {ldq_18_bits_uop_mem_signed}, {ldq_17_bits_uop_mem_signed}, {ldq_16_bits_uop_mem_signed}, {ldq_15_bits_uop_mem_signed}, {ldq_14_bits_uop_mem_signed}, {ldq_13_bits_uop_mem_signed}, {ldq_12_bits_uop_mem_signed}, {ldq_11_bits_uop_mem_signed}, {ldq_10_bits_uop_mem_signed}, {ldq_9_bits_uop_mem_signed}, {ldq_8_bits_uop_mem_signed}, {ldq_7_bits_uop_mem_signed}, {ldq_6_bits_uop_mem_signed}, {ldq_5_bits_uop_mem_signed}, {ldq_4_bits_uop_mem_signed}, {ldq_3_bits_uop_mem_signed}, {ldq_2_bits_uop_mem_signed}, {ldq_1_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_164 = {{ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_23_bits_uop_is_fence}, {ldq_22_bits_uop_is_fence}, {ldq_21_bits_uop_is_fence}, {ldq_20_bits_uop_is_fence}, {ldq_19_bits_uop_is_fence}, {ldq_18_bits_uop_is_fence}, {ldq_17_bits_uop_is_fence}, {ldq_16_bits_uop_is_fence}, {ldq_15_bits_uop_is_fence}, {ldq_14_bits_uop_is_fence}, {ldq_13_bits_uop_is_fence}, {ldq_12_bits_uop_is_fence}, {ldq_11_bits_uop_is_fence}, {ldq_10_bits_uop_is_fence}, {ldq_9_bits_uop_is_fence}, {ldq_8_bits_uop_is_fence}, {ldq_7_bits_uop_is_fence}, {ldq_6_bits_uop_is_fence}, {ldq_5_bits_uop_is_fence}, {ldq_4_bits_uop_is_fence}, {ldq_3_bits_uop_is_fence}, {ldq_2_bits_uop_is_fence}, {ldq_1_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_165 = {{ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_23_bits_uop_is_fencei}, {ldq_22_bits_uop_is_fencei}, {ldq_21_bits_uop_is_fencei}, {ldq_20_bits_uop_is_fencei}, {ldq_19_bits_uop_is_fencei}, {ldq_18_bits_uop_is_fencei}, {ldq_17_bits_uop_is_fencei}, {ldq_16_bits_uop_is_fencei}, {ldq_15_bits_uop_is_fencei}, {ldq_14_bits_uop_is_fencei}, {ldq_13_bits_uop_is_fencei}, {ldq_12_bits_uop_is_fencei}, {ldq_11_bits_uop_is_fencei}, {ldq_10_bits_uop_is_fencei}, {ldq_9_bits_uop_is_fencei}, {ldq_8_bits_uop_is_fencei}, {ldq_7_bits_uop_is_fencei}, {ldq_6_bits_uop_is_fencei}, {ldq_5_bits_uop_is_fencei}, {ldq_4_bits_uop_is_fencei}, {ldq_3_bits_uop_is_fencei}, {ldq_2_bits_uop_is_fencei}, {ldq_1_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_166 = {{ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_23_bits_uop_is_amo}, {ldq_22_bits_uop_is_amo}, {ldq_21_bits_uop_is_amo}, {ldq_20_bits_uop_is_amo}, {ldq_19_bits_uop_is_amo}, {ldq_18_bits_uop_is_amo}, {ldq_17_bits_uop_is_amo}, {ldq_16_bits_uop_is_amo}, {ldq_15_bits_uop_is_amo}, {ldq_14_bits_uop_is_amo}, {ldq_13_bits_uop_is_amo}, {ldq_12_bits_uop_is_amo}, {ldq_11_bits_uop_is_amo}, {ldq_10_bits_uop_is_amo}, {ldq_9_bits_uop_is_amo}, {ldq_8_bits_uop_is_amo}, {ldq_7_bits_uop_is_amo}, {ldq_6_bits_uop_is_amo}, {ldq_5_bits_uop_is_amo}, {ldq_4_bits_uop_is_amo}, {ldq_3_bits_uop_is_amo}, {ldq_2_bits_uop_is_amo}, {ldq_1_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_167 = {{ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_23_bits_uop_uses_ldq}, {ldq_22_bits_uop_uses_ldq}, {ldq_21_bits_uop_uses_ldq}, {ldq_20_bits_uop_uses_ldq}, {ldq_19_bits_uop_uses_ldq}, {ldq_18_bits_uop_uses_ldq}, {ldq_17_bits_uop_uses_ldq}, {ldq_16_bits_uop_uses_ldq}, {ldq_15_bits_uop_uses_ldq}, {ldq_14_bits_uop_uses_ldq}, {ldq_13_bits_uop_uses_ldq}, {ldq_12_bits_uop_uses_ldq}, {ldq_11_bits_uop_uses_ldq}, {ldq_10_bits_uop_uses_ldq}, {ldq_9_bits_uop_uses_ldq}, {ldq_8_bits_uop_uses_ldq}, {ldq_7_bits_uop_uses_ldq}, {ldq_6_bits_uop_uses_ldq}, {ldq_5_bits_uop_uses_ldq}, {ldq_4_bits_uop_uses_ldq}, {ldq_3_bits_uop_uses_ldq}, {ldq_2_bits_uop_uses_ldq}, {ldq_1_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_168 = {{ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_23_bits_uop_uses_stq}, {ldq_22_bits_uop_uses_stq}, {ldq_21_bits_uop_uses_stq}, {ldq_20_bits_uop_uses_stq}, {ldq_19_bits_uop_uses_stq}, {ldq_18_bits_uop_uses_stq}, {ldq_17_bits_uop_uses_stq}, {ldq_16_bits_uop_uses_stq}, {ldq_15_bits_uop_uses_stq}, {ldq_14_bits_uop_uses_stq}, {ldq_13_bits_uop_uses_stq}, {ldq_12_bits_uop_uses_stq}, {ldq_11_bits_uop_uses_stq}, {ldq_10_bits_uop_uses_stq}, {ldq_9_bits_uop_uses_stq}, {ldq_8_bits_uop_uses_stq}, {ldq_7_bits_uop_uses_stq}, {ldq_6_bits_uop_uses_stq}, {ldq_5_bits_uop_uses_stq}, {ldq_4_bits_uop_uses_stq}, {ldq_3_bits_uop_uses_stq}, {ldq_2_bits_uop_uses_stq}, {ldq_1_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_169 = {{ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_23_bits_uop_is_sys_pc2epc}, {ldq_22_bits_uop_is_sys_pc2epc}, {ldq_21_bits_uop_is_sys_pc2epc}, {ldq_20_bits_uop_is_sys_pc2epc}, {ldq_19_bits_uop_is_sys_pc2epc}, {ldq_18_bits_uop_is_sys_pc2epc}, {ldq_17_bits_uop_is_sys_pc2epc}, {ldq_16_bits_uop_is_sys_pc2epc}, {ldq_15_bits_uop_is_sys_pc2epc}, {ldq_14_bits_uop_is_sys_pc2epc}, {ldq_13_bits_uop_is_sys_pc2epc}, {ldq_12_bits_uop_is_sys_pc2epc}, {ldq_11_bits_uop_is_sys_pc2epc}, {ldq_10_bits_uop_is_sys_pc2epc}, {ldq_9_bits_uop_is_sys_pc2epc}, {ldq_8_bits_uop_is_sys_pc2epc}, {ldq_7_bits_uop_is_sys_pc2epc}, {ldq_6_bits_uop_is_sys_pc2epc}, {ldq_5_bits_uop_is_sys_pc2epc}, {ldq_4_bits_uop_is_sys_pc2epc}, {ldq_3_bits_uop_is_sys_pc2epc}, {ldq_2_bits_uop_is_sys_pc2epc}, {ldq_1_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_170 = {{ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_23_bits_uop_is_unique}, {ldq_22_bits_uop_is_unique}, {ldq_21_bits_uop_is_unique}, {ldq_20_bits_uop_is_unique}, {ldq_19_bits_uop_is_unique}, {ldq_18_bits_uop_is_unique}, {ldq_17_bits_uop_is_unique}, {ldq_16_bits_uop_is_unique}, {ldq_15_bits_uop_is_unique}, {ldq_14_bits_uop_is_unique}, {ldq_13_bits_uop_is_unique}, {ldq_12_bits_uop_is_unique}, {ldq_11_bits_uop_is_unique}, {ldq_10_bits_uop_is_unique}, {ldq_9_bits_uop_is_unique}, {ldq_8_bits_uop_is_unique}, {ldq_7_bits_uop_is_unique}, {ldq_6_bits_uop_is_unique}, {ldq_5_bits_uop_is_unique}, {ldq_4_bits_uop_is_unique}, {ldq_3_bits_uop_is_unique}, {ldq_2_bits_uop_is_unique}, {ldq_1_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_171 = {{ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_23_bits_uop_flush_on_commit}, {ldq_22_bits_uop_flush_on_commit}, {ldq_21_bits_uop_flush_on_commit}, {ldq_20_bits_uop_flush_on_commit}, {ldq_19_bits_uop_flush_on_commit}, {ldq_18_bits_uop_flush_on_commit}, {ldq_17_bits_uop_flush_on_commit}, {ldq_16_bits_uop_flush_on_commit}, {ldq_15_bits_uop_flush_on_commit}, {ldq_14_bits_uop_flush_on_commit}, {ldq_13_bits_uop_flush_on_commit}, {ldq_12_bits_uop_flush_on_commit}, {ldq_11_bits_uop_flush_on_commit}, {ldq_10_bits_uop_flush_on_commit}, {ldq_9_bits_uop_flush_on_commit}, {ldq_8_bits_uop_flush_on_commit}, {ldq_7_bits_uop_flush_on_commit}, {ldq_6_bits_uop_flush_on_commit}, {ldq_5_bits_uop_flush_on_commit}, {ldq_4_bits_uop_flush_on_commit}, {ldq_3_bits_uop_flush_on_commit}, {ldq_2_bits_uop_flush_on_commit}, {ldq_1_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_172 = {{ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_23_bits_uop_ldst_is_rs1}, {ldq_22_bits_uop_ldst_is_rs1}, {ldq_21_bits_uop_ldst_is_rs1}, {ldq_20_bits_uop_ldst_is_rs1}, {ldq_19_bits_uop_ldst_is_rs1}, {ldq_18_bits_uop_ldst_is_rs1}, {ldq_17_bits_uop_ldst_is_rs1}, {ldq_16_bits_uop_ldst_is_rs1}, {ldq_15_bits_uop_ldst_is_rs1}, {ldq_14_bits_uop_ldst_is_rs1}, {ldq_13_bits_uop_ldst_is_rs1}, {ldq_12_bits_uop_ldst_is_rs1}, {ldq_11_bits_uop_ldst_is_rs1}, {ldq_10_bits_uop_ldst_is_rs1}, {ldq_9_bits_uop_ldst_is_rs1}, {ldq_8_bits_uop_ldst_is_rs1}, {ldq_7_bits_uop_ldst_is_rs1}, {ldq_6_bits_uop_ldst_is_rs1}, {ldq_5_bits_uop_ldst_is_rs1}, {ldq_4_bits_uop_ldst_is_rs1}, {ldq_3_bits_uop_ldst_is_rs1}, {ldq_2_bits_uop_ldst_is_rs1}, {ldq_1_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][5:0]  _GEN_173 = {{ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_23_bits_uop_ldst}, {ldq_22_bits_uop_ldst}, {ldq_21_bits_uop_ldst}, {ldq_20_bits_uop_ldst}, {ldq_19_bits_uop_ldst}, {ldq_18_bits_uop_ldst}, {ldq_17_bits_uop_ldst}, {ldq_16_bits_uop_ldst}, {ldq_15_bits_uop_ldst}, {ldq_14_bits_uop_ldst}, {ldq_13_bits_uop_ldst}, {ldq_12_bits_uop_ldst}, {ldq_11_bits_uop_ldst}, {ldq_10_bits_uop_ldst}, {ldq_9_bits_uop_ldst}, {ldq_8_bits_uop_ldst}, {ldq_7_bits_uop_ldst}, {ldq_6_bits_uop_ldst}, {ldq_5_bits_uop_ldst}, {ldq_4_bits_uop_ldst}, {ldq_3_bits_uop_ldst}, {ldq_2_bits_uop_ldst}, {ldq_1_bits_uop_ldst}, {ldq_0_bits_uop_ldst}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][5:0]  _GEN_174 = {{ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_23_bits_uop_lrs1}, {ldq_22_bits_uop_lrs1}, {ldq_21_bits_uop_lrs1}, {ldq_20_bits_uop_lrs1}, {ldq_19_bits_uop_lrs1}, {ldq_18_bits_uop_lrs1}, {ldq_17_bits_uop_lrs1}, {ldq_16_bits_uop_lrs1}, {ldq_15_bits_uop_lrs1}, {ldq_14_bits_uop_lrs1}, {ldq_13_bits_uop_lrs1}, {ldq_12_bits_uop_lrs1}, {ldq_11_bits_uop_lrs1}, {ldq_10_bits_uop_lrs1}, {ldq_9_bits_uop_lrs1}, {ldq_8_bits_uop_lrs1}, {ldq_7_bits_uop_lrs1}, {ldq_6_bits_uop_lrs1}, {ldq_5_bits_uop_lrs1}, {ldq_4_bits_uop_lrs1}, {ldq_3_bits_uop_lrs1}, {ldq_2_bits_uop_lrs1}, {ldq_1_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][5:0]  _GEN_175 = {{ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_23_bits_uop_lrs2}, {ldq_22_bits_uop_lrs2}, {ldq_21_bits_uop_lrs2}, {ldq_20_bits_uop_lrs2}, {ldq_19_bits_uop_lrs2}, {ldq_18_bits_uop_lrs2}, {ldq_17_bits_uop_lrs2}, {ldq_16_bits_uop_lrs2}, {ldq_15_bits_uop_lrs2}, {ldq_14_bits_uop_lrs2}, {ldq_13_bits_uop_lrs2}, {ldq_12_bits_uop_lrs2}, {ldq_11_bits_uop_lrs2}, {ldq_10_bits_uop_lrs2}, {ldq_9_bits_uop_lrs2}, {ldq_8_bits_uop_lrs2}, {ldq_7_bits_uop_lrs2}, {ldq_6_bits_uop_lrs2}, {ldq_5_bits_uop_lrs2}, {ldq_4_bits_uop_lrs2}, {ldq_3_bits_uop_lrs2}, {ldq_2_bits_uop_lrs2}, {ldq_1_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][5:0]  _GEN_176 = {{ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_23_bits_uop_lrs3}, {ldq_22_bits_uop_lrs3}, {ldq_21_bits_uop_lrs3}, {ldq_20_bits_uop_lrs3}, {ldq_19_bits_uop_lrs3}, {ldq_18_bits_uop_lrs3}, {ldq_17_bits_uop_lrs3}, {ldq_16_bits_uop_lrs3}, {ldq_15_bits_uop_lrs3}, {ldq_14_bits_uop_lrs3}, {ldq_13_bits_uop_lrs3}, {ldq_12_bits_uop_lrs3}, {ldq_11_bits_uop_lrs3}, {ldq_10_bits_uop_lrs3}, {ldq_9_bits_uop_lrs3}, {ldq_8_bits_uop_lrs3}, {ldq_7_bits_uop_lrs3}, {ldq_6_bits_uop_lrs3}, {ldq_5_bits_uop_lrs3}, {ldq_4_bits_uop_lrs3}, {ldq_3_bits_uop_lrs3}, {ldq_2_bits_uop_lrs3}, {ldq_1_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_177 = {{ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_23_bits_uop_ldst_val}, {ldq_22_bits_uop_ldst_val}, {ldq_21_bits_uop_ldst_val}, {ldq_20_bits_uop_ldst_val}, {ldq_19_bits_uop_ldst_val}, {ldq_18_bits_uop_ldst_val}, {ldq_17_bits_uop_ldst_val}, {ldq_16_bits_uop_ldst_val}, {ldq_15_bits_uop_ldst_val}, {ldq_14_bits_uop_ldst_val}, {ldq_13_bits_uop_ldst_val}, {ldq_12_bits_uop_ldst_val}, {ldq_11_bits_uop_ldst_val}, {ldq_10_bits_uop_ldst_val}, {ldq_9_bits_uop_ldst_val}, {ldq_8_bits_uop_ldst_val}, {ldq_7_bits_uop_ldst_val}, {ldq_6_bits_uop_ldst_val}, {ldq_5_bits_uop_ldst_val}, {ldq_4_bits_uop_ldst_val}, {ldq_3_bits_uop_ldst_val}, {ldq_2_bits_uop_ldst_val}, {ldq_1_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][1:0]  _GEN_178 = {{ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_23_bits_uop_dst_rtype}, {ldq_22_bits_uop_dst_rtype}, {ldq_21_bits_uop_dst_rtype}, {ldq_20_bits_uop_dst_rtype}, {ldq_19_bits_uop_dst_rtype}, {ldq_18_bits_uop_dst_rtype}, {ldq_17_bits_uop_dst_rtype}, {ldq_16_bits_uop_dst_rtype}, {ldq_15_bits_uop_dst_rtype}, {ldq_14_bits_uop_dst_rtype}, {ldq_13_bits_uop_dst_rtype}, {ldq_12_bits_uop_dst_rtype}, {ldq_11_bits_uop_dst_rtype}, {ldq_10_bits_uop_dst_rtype}, {ldq_9_bits_uop_dst_rtype}, {ldq_8_bits_uop_dst_rtype}, {ldq_7_bits_uop_dst_rtype}, {ldq_6_bits_uop_dst_rtype}, {ldq_5_bits_uop_dst_rtype}, {ldq_4_bits_uop_dst_rtype}, {ldq_3_bits_uop_dst_rtype}, {ldq_2_bits_uop_dst_rtype}, {ldq_1_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][1:0]  _GEN_179 = {{ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_23_bits_uop_lrs1_rtype}, {ldq_22_bits_uop_lrs1_rtype}, {ldq_21_bits_uop_lrs1_rtype}, {ldq_20_bits_uop_lrs1_rtype}, {ldq_19_bits_uop_lrs1_rtype}, {ldq_18_bits_uop_lrs1_rtype}, {ldq_17_bits_uop_lrs1_rtype}, {ldq_16_bits_uop_lrs1_rtype}, {ldq_15_bits_uop_lrs1_rtype}, {ldq_14_bits_uop_lrs1_rtype}, {ldq_13_bits_uop_lrs1_rtype}, {ldq_12_bits_uop_lrs1_rtype}, {ldq_11_bits_uop_lrs1_rtype}, {ldq_10_bits_uop_lrs1_rtype}, {ldq_9_bits_uop_lrs1_rtype}, {ldq_8_bits_uop_lrs1_rtype}, {ldq_7_bits_uop_lrs1_rtype}, {ldq_6_bits_uop_lrs1_rtype}, {ldq_5_bits_uop_lrs1_rtype}, {ldq_4_bits_uop_lrs1_rtype}, {ldq_3_bits_uop_lrs1_rtype}, {ldq_2_bits_uop_lrs1_rtype}, {ldq_1_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][1:0]  _GEN_180 = {{ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_23_bits_uop_lrs2_rtype}, {ldq_22_bits_uop_lrs2_rtype}, {ldq_21_bits_uop_lrs2_rtype}, {ldq_20_bits_uop_lrs2_rtype}, {ldq_19_bits_uop_lrs2_rtype}, {ldq_18_bits_uop_lrs2_rtype}, {ldq_17_bits_uop_lrs2_rtype}, {ldq_16_bits_uop_lrs2_rtype}, {ldq_15_bits_uop_lrs2_rtype}, {ldq_14_bits_uop_lrs2_rtype}, {ldq_13_bits_uop_lrs2_rtype}, {ldq_12_bits_uop_lrs2_rtype}, {ldq_11_bits_uop_lrs2_rtype}, {ldq_10_bits_uop_lrs2_rtype}, {ldq_9_bits_uop_lrs2_rtype}, {ldq_8_bits_uop_lrs2_rtype}, {ldq_7_bits_uop_lrs2_rtype}, {ldq_6_bits_uop_lrs2_rtype}, {ldq_5_bits_uop_lrs2_rtype}, {ldq_4_bits_uop_lrs2_rtype}, {ldq_3_bits_uop_lrs2_rtype}, {ldq_2_bits_uop_lrs2_rtype}, {ldq_1_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_181 = {{ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_23_bits_uop_frs3_en}, {ldq_22_bits_uop_frs3_en}, {ldq_21_bits_uop_frs3_en}, {ldq_20_bits_uop_frs3_en}, {ldq_19_bits_uop_frs3_en}, {ldq_18_bits_uop_frs3_en}, {ldq_17_bits_uop_frs3_en}, {ldq_16_bits_uop_frs3_en}, {ldq_15_bits_uop_frs3_en}, {ldq_14_bits_uop_frs3_en}, {ldq_13_bits_uop_frs3_en}, {ldq_12_bits_uop_frs3_en}, {ldq_11_bits_uop_frs3_en}, {ldq_10_bits_uop_frs3_en}, {ldq_9_bits_uop_frs3_en}, {ldq_8_bits_uop_frs3_en}, {ldq_7_bits_uop_frs3_en}, {ldq_6_bits_uop_frs3_en}, {ldq_5_bits_uop_frs3_en}, {ldq_4_bits_uop_frs3_en}, {ldq_3_bits_uop_frs3_en}, {ldq_2_bits_uop_frs3_en}, {ldq_1_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_182 = {{ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_23_bits_uop_fp_val}, {ldq_22_bits_uop_fp_val}, {ldq_21_bits_uop_fp_val}, {ldq_20_bits_uop_fp_val}, {ldq_19_bits_uop_fp_val}, {ldq_18_bits_uop_fp_val}, {ldq_17_bits_uop_fp_val}, {ldq_16_bits_uop_fp_val}, {ldq_15_bits_uop_fp_val}, {ldq_14_bits_uop_fp_val}, {ldq_13_bits_uop_fp_val}, {ldq_12_bits_uop_fp_val}, {ldq_11_bits_uop_fp_val}, {ldq_10_bits_uop_fp_val}, {ldq_9_bits_uop_fp_val}, {ldq_8_bits_uop_fp_val}, {ldq_7_bits_uop_fp_val}, {ldq_6_bits_uop_fp_val}, {ldq_5_bits_uop_fp_val}, {ldq_4_bits_uop_fp_val}, {ldq_3_bits_uop_fp_val}, {ldq_2_bits_uop_fp_val}, {ldq_1_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_183 = {{ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_23_bits_uop_fp_single}, {ldq_22_bits_uop_fp_single}, {ldq_21_bits_uop_fp_single}, {ldq_20_bits_uop_fp_single}, {ldq_19_bits_uop_fp_single}, {ldq_18_bits_uop_fp_single}, {ldq_17_bits_uop_fp_single}, {ldq_16_bits_uop_fp_single}, {ldq_15_bits_uop_fp_single}, {ldq_14_bits_uop_fp_single}, {ldq_13_bits_uop_fp_single}, {ldq_12_bits_uop_fp_single}, {ldq_11_bits_uop_fp_single}, {ldq_10_bits_uop_fp_single}, {ldq_9_bits_uop_fp_single}, {ldq_8_bits_uop_fp_single}, {ldq_7_bits_uop_fp_single}, {ldq_6_bits_uop_fp_single}, {ldq_5_bits_uop_fp_single}, {ldq_4_bits_uop_fp_single}, {ldq_3_bits_uop_fp_single}, {ldq_2_bits_uop_fp_single}, {ldq_1_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_184 = {{ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_23_bits_uop_xcpt_pf_if}, {ldq_22_bits_uop_xcpt_pf_if}, {ldq_21_bits_uop_xcpt_pf_if}, {ldq_20_bits_uop_xcpt_pf_if}, {ldq_19_bits_uop_xcpt_pf_if}, {ldq_18_bits_uop_xcpt_pf_if}, {ldq_17_bits_uop_xcpt_pf_if}, {ldq_16_bits_uop_xcpt_pf_if}, {ldq_15_bits_uop_xcpt_pf_if}, {ldq_14_bits_uop_xcpt_pf_if}, {ldq_13_bits_uop_xcpt_pf_if}, {ldq_12_bits_uop_xcpt_pf_if}, {ldq_11_bits_uop_xcpt_pf_if}, {ldq_10_bits_uop_xcpt_pf_if}, {ldq_9_bits_uop_xcpt_pf_if}, {ldq_8_bits_uop_xcpt_pf_if}, {ldq_7_bits_uop_xcpt_pf_if}, {ldq_6_bits_uop_xcpt_pf_if}, {ldq_5_bits_uop_xcpt_pf_if}, {ldq_4_bits_uop_xcpt_pf_if}, {ldq_3_bits_uop_xcpt_pf_if}, {ldq_2_bits_uop_xcpt_pf_if}, {ldq_1_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_185 = {{ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_23_bits_uop_xcpt_ae_if}, {ldq_22_bits_uop_xcpt_ae_if}, {ldq_21_bits_uop_xcpt_ae_if}, {ldq_20_bits_uop_xcpt_ae_if}, {ldq_19_bits_uop_xcpt_ae_if}, {ldq_18_bits_uop_xcpt_ae_if}, {ldq_17_bits_uop_xcpt_ae_if}, {ldq_16_bits_uop_xcpt_ae_if}, {ldq_15_bits_uop_xcpt_ae_if}, {ldq_14_bits_uop_xcpt_ae_if}, {ldq_13_bits_uop_xcpt_ae_if}, {ldq_12_bits_uop_xcpt_ae_if}, {ldq_11_bits_uop_xcpt_ae_if}, {ldq_10_bits_uop_xcpt_ae_if}, {ldq_9_bits_uop_xcpt_ae_if}, {ldq_8_bits_uop_xcpt_ae_if}, {ldq_7_bits_uop_xcpt_ae_if}, {ldq_6_bits_uop_xcpt_ae_if}, {ldq_5_bits_uop_xcpt_ae_if}, {ldq_4_bits_uop_xcpt_ae_if}, {ldq_3_bits_uop_xcpt_ae_if}, {ldq_2_bits_uop_xcpt_ae_if}, {ldq_1_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_186 = {{ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_23_bits_uop_xcpt_ma_if}, {ldq_22_bits_uop_xcpt_ma_if}, {ldq_21_bits_uop_xcpt_ma_if}, {ldq_20_bits_uop_xcpt_ma_if}, {ldq_19_bits_uop_xcpt_ma_if}, {ldq_18_bits_uop_xcpt_ma_if}, {ldq_17_bits_uop_xcpt_ma_if}, {ldq_16_bits_uop_xcpt_ma_if}, {ldq_15_bits_uop_xcpt_ma_if}, {ldq_14_bits_uop_xcpt_ma_if}, {ldq_13_bits_uop_xcpt_ma_if}, {ldq_12_bits_uop_xcpt_ma_if}, {ldq_11_bits_uop_xcpt_ma_if}, {ldq_10_bits_uop_xcpt_ma_if}, {ldq_9_bits_uop_xcpt_ma_if}, {ldq_8_bits_uop_xcpt_ma_if}, {ldq_7_bits_uop_xcpt_ma_if}, {ldq_6_bits_uop_xcpt_ma_if}, {ldq_5_bits_uop_xcpt_ma_if}, {ldq_4_bits_uop_xcpt_ma_if}, {ldq_3_bits_uop_xcpt_ma_if}, {ldq_2_bits_uop_xcpt_ma_if}, {ldq_1_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_187 = {{ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_23_bits_uop_bp_debug_if}, {ldq_22_bits_uop_bp_debug_if}, {ldq_21_bits_uop_bp_debug_if}, {ldq_20_bits_uop_bp_debug_if}, {ldq_19_bits_uop_bp_debug_if}, {ldq_18_bits_uop_bp_debug_if}, {ldq_17_bits_uop_bp_debug_if}, {ldq_16_bits_uop_bp_debug_if}, {ldq_15_bits_uop_bp_debug_if}, {ldq_14_bits_uop_bp_debug_if}, {ldq_13_bits_uop_bp_debug_if}, {ldq_12_bits_uop_bp_debug_if}, {ldq_11_bits_uop_bp_debug_if}, {ldq_10_bits_uop_bp_debug_if}, {ldq_9_bits_uop_bp_debug_if}, {ldq_8_bits_uop_bp_debug_if}, {ldq_7_bits_uop_bp_debug_if}, {ldq_6_bits_uop_bp_debug_if}, {ldq_5_bits_uop_bp_debug_if}, {ldq_4_bits_uop_bp_debug_if}, {ldq_3_bits_uop_bp_debug_if}, {ldq_2_bits_uop_bp_debug_if}, {ldq_1_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_188 = {{ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_23_bits_uop_bp_xcpt_if}, {ldq_22_bits_uop_bp_xcpt_if}, {ldq_21_bits_uop_bp_xcpt_if}, {ldq_20_bits_uop_bp_xcpt_if}, {ldq_19_bits_uop_bp_xcpt_if}, {ldq_18_bits_uop_bp_xcpt_if}, {ldq_17_bits_uop_bp_xcpt_if}, {ldq_16_bits_uop_bp_xcpt_if}, {ldq_15_bits_uop_bp_xcpt_if}, {ldq_14_bits_uop_bp_xcpt_if}, {ldq_13_bits_uop_bp_xcpt_if}, {ldq_12_bits_uop_bp_xcpt_if}, {ldq_11_bits_uop_bp_xcpt_if}, {ldq_10_bits_uop_bp_xcpt_if}, {ldq_9_bits_uop_bp_xcpt_if}, {ldq_8_bits_uop_bp_xcpt_if}, {ldq_7_bits_uop_bp_xcpt_if}, {ldq_6_bits_uop_bp_xcpt_if}, {ldq_5_bits_uop_bp_xcpt_if}, {ldq_4_bits_uop_bp_xcpt_if}, {ldq_3_bits_uop_bp_xcpt_if}, {ldq_2_bits_uop_bp_xcpt_if}, {ldq_1_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][1:0]  _GEN_189 = {{ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_23_bits_uop_debug_fsrc}, {ldq_22_bits_uop_debug_fsrc}, {ldq_21_bits_uop_debug_fsrc}, {ldq_20_bits_uop_debug_fsrc}, {ldq_19_bits_uop_debug_fsrc}, {ldq_18_bits_uop_debug_fsrc}, {ldq_17_bits_uop_debug_fsrc}, {ldq_16_bits_uop_debug_fsrc}, {ldq_15_bits_uop_debug_fsrc}, {ldq_14_bits_uop_debug_fsrc}, {ldq_13_bits_uop_debug_fsrc}, {ldq_12_bits_uop_debug_fsrc}, {ldq_11_bits_uop_debug_fsrc}, {ldq_10_bits_uop_debug_fsrc}, {ldq_9_bits_uop_debug_fsrc}, {ldq_8_bits_uop_debug_fsrc}, {ldq_7_bits_uop_debug_fsrc}, {ldq_6_bits_uop_debug_fsrc}, {ldq_5_bits_uop_debug_fsrc}, {ldq_4_bits_uop_debug_fsrc}, {ldq_3_bits_uop_debug_fsrc}, {ldq_2_bits_uop_debug_fsrc}, {ldq_1_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][1:0]  _GEN_190 = {{ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_23_bits_uop_debug_tsrc}, {ldq_22_bits_uop_debug_tsrc}, {ldq_21_bits_uop_debug_tsrc}, {ldq_20_bits_uop_debug_tsrc}, {ldq_19_bits_uop_debug_tsrc}, {ldq_18_bits_uop_debug_tsrc}, {ldq_17_bits_uop_debug_tsrc}, {ldq_16_bits_uop_debug_tsrc}, {ldq_15_bits_uop_debug_tsrc}, {ldq_14_bits_uop_debug_tsrc}, {ldq_13_bits_uop_debug_tsrc}, {ldq_12_bits_uop_debug_tsrc}, {ldq_11_bits_uop_debug_tsrc}, {ldq_10_bits_uop_debug_tsrc}, {ldq_9_bits_uop_debug_tsrc}, {ldq_8_bits_uop_debug_tsrc}, {ldq_7_bits_uop_debug_tsrc}, {ldq_6_bits_uop_debug_tsrc}, {ldq_5_bits_uop_debug_tsrc}, {ldq_4_bits_uop_debug_tsrc}, {ldq_3_bits_uop_debug_tsrc}, {ldq_2_bits_uop_debug_tsrc}, {ldq_1_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0][39:0] _GEN_191 = {{ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_23_bits_addr_bits}, {ldq_22_bits_addr_bits}, {ldq_21_bits_addr_bits}, {ldq_20_bits_addr_bits}, {ldq_19_bits_addr_bits}, {ldq_18_bits_addr_bits}, {ldq_17_bits_addr_bits}, {ldq_16_bits_addr_bits}, {ldq_15_bits_addr_bits}, {ldq_14_bits_addr_bits}, {ldq_13_bits_addr_bits}, {ldq_12_bits_addr_bits}, {ldq_11_bits_addr_bits}, {ldq_10_bits_addr_bits}, {ldq_9_bits_addr_bits}, {ldq_8_bits_addr_bits}, {ldq_7_bits_addr_bits}, {ldq_6_bits_addr_bits}, {ldq_5_bits_addr_bits}, {ldq_4_bits_addr_bits}, {ldq_3_bits_addr_bits}, {ldq_2_bits_addr_bits}, {ldq_1_bits_addr_bits}, {ldq_0_bits_addr_bits}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [39:0]       _GEN_192 = _GEN_191[ldq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:414:30, :464:79]
  wire [31:0]       _GEN_193 = {{ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_23_bits_addr_is_virtual}, {ldq_22_bits_addr_is_virtual}, {ldq_21_bits_addr_is_virtual}, {ldq_20_bits_addr_is_virtual}, {ldq_19_bits_addr_is_virtual}, {ldq_18_bits_addr_is_virtual}, {ldq_17_bits_addr_is_virtual}, {ldq_16_bits_addr_is_virtual}, {ldq_15_bits_addr_is_virtual}, {ldq_14_bits_addr_is_virtual}, {ldq_13_bits_addr_is_virtual}, {ldq_12_bits_addr_is_virtual}, {ldq_11_bits_addr_is_virtual}, {ldq_10_bits_addr_is_virtual}, {ldq_9_bits_addr_is_virtual}, {ldq_8_bits_addr_is_virtual}, {ldq_7_bits_addr_is_virtual}, {ldq_6_bits_addr_is_virtual}, {ldq_5_bits_addr_is_virtual}, {ldq_4_bits_addr_is_virtual}, {ldq_3_bits_addr_is_virtual}, {ldq_2_bits_addr_is_virtual}, {ldq_1_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_194 = {{ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_23_bits_order_fail}, {ldq_22_bits_order_fail}, {ldq_21_bits_order_fail}, {ldq_20_bits_order_fail}, {ldq_19_bits_order_fail}, {ldq_18_bits_order_fail}, {ldq_17_bits_order_fail}, {ldq_16_bits_order_fail}, {ldq_15_bits_order_fail}, {ldq_14_bits_order_fail}, {ldq_13_bits_order_fail}, {ldq_12_bits_order_fail}, {ldq_11_bits_order_fail}, {ldq_10_bits_order_fail}, {ldq_9_bits_order_fail}, {ldq_8_bits_order_fail}, {ldq_7_bits_order_fail}, {ldq_6_bits_order_fail}, {ldq_5_bits_order_fail}, {ldq_4_bits_order_fail}, {ldq_3_bits_order_fail}, {ldq_2_bits_order_fail}, {ldq_1_bits_order_fail}, {ldq_0_bits_order_fail}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
  wire [31:0]       _GEN_195 = {{p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_23}, {p1_block_load_mask_22}, {p1_block_load_mask_21}, {p1_block_load_mask_20}, {p1_block_load_mask_19}, {p1_block_load_mask_18}, {p1_block_load_mask_17}, {p1_block_load_mask_16}, {p1_block_load_mask_15}, {p1_block_load_mask_14}, {p1_block_load_mask_13}, {p1_block_load_mask_12}, {p1_block_load_mask_11}, {p1_block_load_mask_10}, {p1_block_load_mask_9}, {p1_block_load_mask_8}, {p1_block_load_mask_7}, {p1_block_load_mask_6}, {p1_block_load_mask_5}, {p1_block_load_mask_4}, {p1_block_load_mask_3}, {p1_block_load_mask_2}, {p1_block_load_mask_1}, {p1_block_load_mask_0}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :467:33]
  wire [31:0]       _GEN_196 = {{p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_23}, {p2_block_load_mask_22}, {p2_block_load_mask_21}, {p2_block_load_mask_20}, {p2_block_load_mask_19}, {p2_block_load_mask_18}, {p2_block_load_mask_17}, {p2_block_load_mask_16}, {p2_block_load_mask_15}, {p2_block_load_mask_14}, {p2_block_load_mask_13}, {p2_block_load_mask_12}, {p2_block_load_mask_11}, {p2_block_load_mask_10}, {p2_block_load_mask_9}, {p2_block_load_mask_8}, {p2_block_load_mask_7}, {p2_block_load_mask_6}, {p2_block_load_mask_5}, {p2_block_load_mask_4}, {p2_block_load_mask_3}, {p2_block_load_mask_2}, {p2_block_load_mask_1}, {p2_block_load_mask_0}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35, :468:33]
  reg               can_fire_load_retry_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:469:40]
  wire              _GEN_197 = _GEN_3[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79]
  wire [15:0]       _GEN_198 = _GEN_29[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79]
  wire [6:0]        mem_stq_retry_e_out_bits_uop_rob_idx = _GEN_37[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79]
  wire [4:0]        mem_stq_retry_e_out_bits_uop_stq_idx = _GEN_39[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79]
  wire [6:0]        _GEN_199 = _GEN_41[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79]
  wire [1:0]        mem_stq_retry_e_out_bits_uop_mem_size = _GEN_56[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79]
  wire              mem_stq_retry_e_out_bits_uop_is_amo = _GEN_61[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79]
  wire [39:0]       _GEN_200 = _GEN_88[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79]
  reg               can_fire_sta_retry_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:481:41]
  wire              can_fire_store_commit_0 = _GEN_4 & ~_GEN_59 & ~mem_xcpt_valids_0 & ~_GEN_52 & (_GEN_93[stq_execute_head] | _GEN_62 & _GEN_87[stq_execute_head] & ~_GEN_89[stq_execute_head] & _GEN_90[stq_execute_head]);	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :489:33, :490:33, :491:33, :492:79, :493:62, :495:{66,101}, :668:32]
  wire [15:0]       _GEN_201 = _GEN_109[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :429:31, :501:88]
  wire [4:0]        mem_ldq_wakeup_e_out_bits_uop_stq_idx = _GEN_110[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :429:31, :501:88]
  wire [1:0]        mem_ldq_wakeup_e_out_bits_uop_mem_size = _GEN_111[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :429:31, :501:88]
  wire              _GEN_202 = _GEN_193[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:429:31, :464:79, :501:88]
  wire [31:0]       _GEN_203 = {{ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_23_bits_addr_is_uncacheable}, {ldq_22_bits_addr_is_uncacheable}, {ldq_21_bits_addr_is_uncacheable}, {ldq_20_bits_addr_is_uncacheable}, {ldq_19_bits_addr_is_uncacheable}, {ldq_18_bits_addr_is_uncacheable}, {ldq_17_bits_addr_is_uncacheable}, {ldq_16_bits_addr_is_uncacheable}, {ldq_15_bits_addr_is_uncacheable}, {ldq_14_bits_addr_is_uncacheable}, {ldq_13_bits_addr_is_uncacheable}, {ldq_12_bits_addr_is_uncacheable}, {ldq_11_bits_addr_is_uncacheable}, {ldq_10_bits_addr_is_uncacheable}, {ldq_9_bits_addr_is_uncacheable}, {ldq_8_bits_addr_is_uncacheable}, {ldq_7_bits_addr_is_uncacheable}, {ldq_6_bits_addr_is_uncacheable}, {ldq_5_bits_addr_is_uncacheable}, {ldq_4_bits_addr_is_uncacheable}, {ldq_3_bits_addr_is_uncacheable}, {ldq_2_bits_addr_is_uncacheable}, {ldq_1_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :501:88]
  wire              _GEN_204 = _GEN_113[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :429:31, :501:88]
  wire [31:0]       _GEN_205 = {{ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_23_bits_succeeded}, {ldq_22_bits_succeeded}, {ldq_21_bits_succeeded}, {ldq_20_bits_succeeded}, {ldq_19_bits_succeeded}, {ldq_18_bits_succeeded}, {ldq_17_bits_succeeded}, {ldq_16_bits_succeeded}, {ldq_15_bits_succeeded}, {ldq_14_bits_succeeded}, {ldq_13_bits_succeeded}, {ldq_12_bits_succeeded}, {ldq_11_bits_succeeded}, {ldq_10_bits_succeeded}, {ldq_9_bits_succeeded}, {ldq_8_bits_succeeded}, {ldq_7_bits_succeeded}, {ldq_6_bits_succeeded}, {ldq_5_bits_succeeded}, {ldq_4_bits_succeeded}, {ldq_3_bits_succeeded}, {ldq_2_bits_succeeded}, {ldq_1_bits_succeeded}, {ldq_0_bits_succeeded}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :501:88]
  wire [23:0]       mem_ldq_wakeup_e_out_bits_st_dep_mask = _GEN_114[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :429:31, :501:88]
  wire              will_fire_stad_incoming_0_will_fire = _can_fire_sta_incoming_T & io_core_exe_0_req_bits_uop_ctrl_is_std & ~will_fire_load_incoming_0_will_fire & ~will_fire_load_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:443:63, :533:{35,63}, :534:35, :535:61]
  wire              _will_fire_sta_incoming_0_will_fire_T_2 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :537:{31,34}]
  wire              _will_fire_sta_incoming_0_will_fire_T_6 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :538:{31,34}]
  wire              will_fire_sta_incoming_0_will_fire = _can_fire_sta_incoming_T & ~io_core_exe_0_req_bits_uop_ctrl_is_std & _will_fire_sta_incoming_0_will_fire_T_2 & _will_fire_sta_incoming_0_will_fire_T_6 & ~will_fire_stad_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:443:63, :448:66, :535:61, :536:35, :537:31, :538:31]
  wire              _will_fire_sfence_0_will_fire_T_2 = _will_fire_sta_incoming_0_will_fire_T_2 & ~will_fire_sta_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :537:{31,34}]
  wire              _will_fire_release_0_will_fire_T_6 = _will_fire_sta_incoming_0_will_fire_T_6 & ~will_fire_sta_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :538:{31,34}]
  wire              _will_fire_std_incoming_0_will_fire_T_14 = ~will_fire_stad_incoming_0_will_fire & ~will_fire_sta_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :540:{31,34}]
  wire              will_fire_std_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_std & ~io_core_exe_0_req_bits_uop_ctrl_is_sta & _will_fire_std_incoming_0_will_fire_T_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:452:66, :535:61, :540:31]
  wire              _will_fire_sfence_0_will_fire_T_14 = _will_fire_std_incoming_0_will_fire_T_14 & ~will_fire_std_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :540:{31,34}]
  wire              will_fire_sfence_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_sfence_valid & _will_fire_sfence_0_will_fire_T_2 & _will_fire_sfence_0_will_fire_T_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :537:31, :540:31]
  wire              _will_fire_hella_incoming_0_will_fire_T_2 = _will_fire_sfence_0_will_fire_T_2 & ~will_fire_sfence_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :537:{31,34}]
  wire              will_fire_release_0_will_fire = io_dmem_release_valid & _will_fire_release_0_will_fire_T_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:533:63, :535:61, :538:31]
  wire              _will_fire_load_retry_0_will_fire_T_6 = _will_fire_release_0_will_fire_T_6 & ~will_fire_release_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :538:{31,34}]
  wire              will_fire_hella_incoming_0_will_fire = _GEN_0 & _GEN_2 & _will_fire_hella_incoming_0_will_fire_T_2 & ~will_fire_load_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:517:42, :534:65, :535:{35,61}, :537:31, :804:26, :1530:34, :1536:38]
  wire              _will_fire_load_retry_0_will_fire_T_2 = _will_fire_hella_incoming_0_will_fire_T_2 & ~will_fire_hella_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :537:{31,34}]
  wire              _will_fire_hella_wakeup_0_will_fire_T_10 = ~will_fire_load_incoming_0_will_fire & ~will_fire_hella_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :539:{31,34}]
  wire              will_fire_hella_wakeup_0_will_fire = _GEN & _GEN_1 & _will_fire_hella_wakeup_0_will_fire_T_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:520:42, :534:65, :535:61, :539:31, :821:26, :1530:34, :1536:38, :1553:43, :1556:38, :1563:40, :1579:42]
  wire              _will_fire_load_retry_0_will_fire_T_10 = _will_fire_hella_wakeup_0_will_fire_T_10 & ~will_fire_hella_wakeup_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :539:{31,34}]
  wire              will_fire_load_retry_0_will_fire = _GEN_98[ldq_retry_idx] & _GEN_112[ldq_retry_idx] & _GEN_193[ldq_retry_idx] & ~_GEN_195[ldq_retry_idx] & ~_GEN_196[ldq_retry_idx] & can_fire_load_retry_REG & ~store_needs_order & ~_GEN_194[ldq_retry_idx] & _will_fire_load_retry_0_will_fire_T_2 & _will_fire_load_retry_0_will_fire_T_6 & _will_fire_load_retry_0_will_fire_T_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :304:44, :406:35, :414:30, :464:79, :467:33, :468:33, :469:40, :470:33, :472:33, :534:65, :535:61, :537:31, :538:31, :539:31, :1498:3, :1499:64]
  wire              _will_fire_sta_retry_0_will_fire_T_2 = _will_fire_load_retry_0_will_fire_T_2 & ~will_fire_load_retry_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :537:{31,34}]
  wire              _will_fire_sta_retry_0_will_fire_T_6 = _will_fire_load_retry_0_will_fire_T_6 & ~will_fire_load_retry_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :538:{31,34}]
  wire              _will_fire_load_wakeup_0_will_fire_T_10 = _will_fire_load_retry_0_will_fire_T_10 & ~will_fire_load_retry_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :539:{31,34}]
  wire              will_fire_sta_retry_0_will_fire = _GEN_197 & _GEN_87[stq_retry_idx] & _GEN_89[stq_retry_idx] & can_fire_sta_retry_REG & _will_fire_sta_retry_0_will_fire_T_2 & _will_fire_sta_retry_0_will_fire_T_6 & _will_fire_sfence_0_will_fire_T_14 & ~will_fire_sfence_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79, :481:41, :535:61, :537:31, :538:31, :540:{31,34}]
  assign _will_fire_store_commit_0_T_2 = _will_fire_sta_retry_0_will_fire_T_2 & ~will_fire_sta_retry_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :537:{31,34}]
  wire              will_fire_load_wakeup_0_will_fire = _GEN_98[ldq_wakeup_idx] & _GEN_112[ldq_wakeup_idx] & ~_GEN_205[ldq_wakeup_idx] & ~_GEN_202 & ~_GEN_204 & ~_GEN_194[ldq_wakeup_idx] & ~_GEN_195[ldq_wakeup_idx] & ~_GEN_196[ldq_wakeup_idx] & ~store_needs_order & ~block_load_wakeup & (~_GEN_203[ldq_wakeup_idx] | io_core_commit_load_at_rob_head & ldq_head == ldq_wakeup_idx & mem_ldq_wakeup_e_out_bits_st_dep_mask == 24'h0) & _will_fire_sta_retry_0_will_fire_T_6 & ~will_fire_sta_retry_0_will_fire & _will_fire_load_wakeup_0_will_fire_T_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :258:32, :263:49, :304:44, :406:35, :429:31, :464:79, :467:33, :468:33, :470:33, :501:88, :503:31, :504:31, :505:31, :506:31, :507:31, :508:31, :510:31, :512:{32,71}, :513:{84,103}, :514:112, :534:65, :535:61, :538:{31,34}, :539:31, :1200:80, :1211:43, :1212:25, :1498:3, :1499:64]
  wire              will_fire_store_commit_0_will_fire = can_fire_store_commit_0 & _will_fire_load_wakeup_0_will_fire_T_10 & ~will_fire_load_wakeup_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:492:79, :534:65, :535:61, :539:{31,34}]
  wire              _exe_cmd_T = will_fire_load_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :566:63]
  wire              _GEN_206 = _exe_cmd_T | will_fire_sta_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :566:{63,93}]
  wire              _GEN_207 = ldq_wakeup_idx == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :429:31, :569:49]
  wire              _GEN_208 = ldq_wakeup_idx == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_209 = ldq_wakeup_idx == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_210 = ldq_wakeup_idx == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_211 = ldq_wakeup_idx == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_212 = ldq_wakeup_idx == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_213 = ldq_wakeup_idx == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_214 = ldq_wakeup_idx == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_215 = ldq_wakeup_idx == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_216 = ldq_wakeup_idx == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_217 = ldq_wakeup_idx == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_218 = ldq_wakeup_idx == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_219 = ldq_wakeup_idx == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_220 = ldq_wakeup_idx == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_221 = ldq_wakeup_idx == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_222 = ldq_wakeup_idx == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_223 = ldq_wakeup_idx == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_224 = ldq_wakeup_idx == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_225 = ldq_wakeup_idx == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_226 = ldq_wakeup_idx == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_227 = ldq_wakeup_idx == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_228 = ldq_wakeup_idx == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_229 = ldq_wakeup_idx == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :429:31, :569:49]
  wire              _GEN_230 = ldq_wakeup_idx == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:429:31, :569:49, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_231 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :571:52]
  wire              _GEN_232 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_233 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_234 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_235 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_236 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_237 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_238 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_239 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_240 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_241 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_242 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_243 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_244 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_245 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_246 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_247 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_248 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_249 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_250 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_251 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_252 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_253 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :571:52]
  wire              _GEN_254 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:571:52, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_255 = ldq_retry_idx == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :414:30, :573:49]
  wire              _GEN_256 = will_fire_load_retry_0_will_fire & _GEN_255;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_257 = ldq_retry_idx == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_258 = will_fire_load_retry_0_will_fire & _GEN_257;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_259 = ldq_retry_idx == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_260 = will_fire_load_retry_0_will_fire & _GEN_259;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_261 = ldq_retry_idx == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_262 = will_fire_load_retry_0_will_fire & _GEN_261;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_263 = ldq_retry_idx == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_264 = will_fire_load_retry_0_will_fire & _GEN_263;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_265 = ldq_retry_idx == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_266 = will_fire_load_retry_0_will_fire & _GEN_265;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_267 = ldq_retry_idx == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_268 = will_fire_load_retry_0_will_fire & _GEN_267;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_269 = ldq_retry_idx == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_270 = will_fire_load_retry_0_will_fire & _GEN_269;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_271 = ldq_retry_idx == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_272 = will_fire_load_retry_0_will_fire & _GEN_271;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_273 = ldq_retry_idx == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_274 = will_fire_load_retry_0_will_fire & _GEN_273;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_275 = ldq_retry_idx == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_276 = will_fire_load_retry_0_will_fire & _GEN_275;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_277 = ldq_retry_idx == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_278 = will_fire_load_retry_0_will_fire & _GEN_277;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_279 = ldq_retry_idx == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_280 = will_fire_load_retry_0_will_fire & _GEN_279;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_281 = ldq_retry_idx == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_282 = will_fire_load_retry_0_will_fire & _GEN_281;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_283 = ldq_retry_idx == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_284 = will_fire_load_retry_0_will_fire & _GEN_283;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_285 = ldq_retry_idx == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_286 = will_fire_load_retry_0_will_fire & _GEN_285;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_287 = ldq_retry_idx == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_288 = will_fire_load_retry_0_will_fire & _GEN_287;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_289 = ldq_retry_idx == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_290 = will_fire_load_retry_0_will_fire & _GEN_289;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_291 = ldq_retry_idx == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_292 = will_fire_load_retry_0_will_fire & _GEN_291;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_293 = ldq_retry_idx == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_294 = will_fire_load_retry_0_will_fire & _GEN_293;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_295 = ldq_retry_idx == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_296 = will_fire_load_retry_0_will_fire & _GEN_295;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_297 = ldq_retry_idx == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_298 = will_fire_load_retry_0_will_fire & _GEN_297;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_299 = ldq_retry_idx == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :414:30, :573:49]
  wire              _GEN_300 = will_fire_load_retry_0_will_fire & _GEN_299;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _GEN_301 = ldq_retry_idx == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:414:30, :573:49, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_302 = will_fire_load_retry_0_will_fire & _GEN_301;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :535:61, :572:43, :573:49]
  wire              _exe_tlb_uop_T_2 = _exe_cmd_T | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :566:63, :598:53]
  wire [6:0]        _exe_tlb_uop_T_4_pdst = will_fire_sta_retry_0_will_fire ? _GEN_199 : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:477:79, :535:61, :601:24]
  wire              exe_tlb_uop_0_ctrl_is_load = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_load : will_fire_load_retry_0_will_fire ? _GEN_129[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_19[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :414:30, :421:30, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire              exe_tlb_uop_0_ctrl_is_sta = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_sta : will_fire_load_retry_0_will_fire ? _GEN_130[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_20[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :414:30, :421:30, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire [15:0]       exe_tlb_uop_0_br_mask = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_mask : will_fire_load_retry_0_will_fire ? _GEN_139 : will_fire_sta_retry_0_will_fire ? _GEN_198 : 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire [6:0]        _mem_xcpt_uops_WIRE_0_rob_idx = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rob_idx : will_fire_load_retry_0_will_fire ? _GEN_147[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_rob_idx : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:414:30, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire [4:0]        _mem_xcpt_uops_WIRE_0_ldq_idx = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldq_idx : will_fire_load_retry_0_will_fire ? _GEN_148[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_38[stq_retry_idx] : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :222:42, :247:20, :414:30, :421:30, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire [4:0]        _mem_xcpt_uops_WIRE_0_stq_idx = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stq_idx : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_stq_idx : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_stq_idx : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire [4:0]        exe_tlb_uop_0_mem_cmd = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_cmd : will_fire_load_retry_0_will_fire ? _GEN_162[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_55[stq_retry_idx] : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :222:42, :247:20, :414:30, :421:30, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire [1:0]        exe_tlb_uop_0_mem_size = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_size : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_mem_size : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_mem_size : 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire              exe_tlb_uop_0_is_fence = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fence : will_fire_load_retry_0_will_fire ? _GEN_164[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_58[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :414:30, :421:30, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire              _mem_xcpt_uops_WIRE_0_uses_ldq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_ldq : will_fire_load_retry_0_will_fire ? _GEN_167[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_63[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :414:30, :421:30, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire              _mem_xcpt_uops_WIRE_0_uses_stq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_stq : will_fire_load_retry_0_will_fire ? _GEN_168[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_64[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :414:30, :421:30, :464:79, :477:79, :535:61, :596:24, :598:53, :600:24, :601:24]
  wire              _exe_tlb_vaddr_T_1 = _exe_cmd_T | will_fire_sta_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :566:63, :607:53]
  wire [39:0]       _exe_tlb_vaddr_T_2 = will_fire_hella_incoming_0_will_fire ? hella_req_addr : 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :241:34, :535:61, :612:24]
  wire [39:0]       _exe_tlb_vaddr_T_3 = will_fire_sta_retry_0_will_fire ? _GEN_200 : _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:477:79, :535:61, :611:24, :612:24]
  wire [39:0]       _GEN_303 = {1'h0, io_core_exe_0_req_bits_sfence_bits_addr};	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :609:24]
  wire [39:0]       exe_tlb_vaddr_0 = _exe_tlb_vaddr_T_1 ? io_core_exe_0_req_bits_addr : will_fire_sfence_0_will_fire ? _GEN_303 : will_fire_load_retry_0_will_fire ? _GEN_192 : _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :535:61, :606:24, :607:53, :609:24, :610:24, :611:24]
  wire              _stq_idx_T = will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :661:56]
  reg  [15:0]       mem_xcpt_uops_0_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
  reg  [6:0]        mem_xcpt_uops_0_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
  reg  [4:0]        mem_xcpt_uops_0_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
  reg  [4:0]        mem_xcpt_uops_0_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
  reg               mem_xcpt_uops_0_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
  reg               mem_xcpt_uops_0_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
  reg  [3:0]        mem_xcpt_causes_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:673:32]
  reg  [39:0]       mem_xcpt_vaddrs_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32]
  wire              exe_tlb_miss_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_miss;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :537:31, :575:25, :709:58]
  wire [31:0]       exe_tlb_paddr_0 = {_dtlb_io_resp_0_paddr[31:12], exe_tlb_vaddr_0[11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :606:24, :710:{40,62}, :711:57]
  reg               REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:719:21]
  wire [39:0]       _GEN_304 = {8'h0, _dtlb_io_resp_0_paddr[31:12], exe_tlb_vaddr_0[11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :259:63, :606:24, :710:62, :711:57, :769:30]
  wire [3:0][63:0]  _GEN_305 = {{_GEN_92}, {{2{_GEN_92[31:0]}}}, {{2{{2{_GEN_92[15:0]}}}}}, {{2{{2{{2{_GEN_92[7:0]}}}}}}}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:{13,19,32,62}]
  wire              _GEN_306 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :535:61, :767:39, :774:43, :781:45]
  assign _GEN_2 = hella_state == 3'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :804:26]
  wire              _GEN_307 = will_fire_store_commit_0_will_fire | will_fire_load_wakeup_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :535:61, :781:45, :795:44, :803:47]
  assign _GEN_1 = hella_state == 3'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :821:26, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              dmem_req_0_valid = will_fire_load_incoming_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : will_fire_load_retry_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : _GEN_307 | (will_fire_hella_incoming_0_will_fire ? ~io_hellacache_s1_kill : will_fire_hella_wakeup_0_will_fire);	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :247:20, :535:61, :709:58, :767:39, :768:{30,33,50}, :774:43, :775:{30,33,50}, :781:45, :782:33, :795:44, :796:30, :803:47, :806:{39,42}, :820:5]
  wire [39:0]       _mem_paddr_WIRE_0 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire ? _GEN_304 : will_fire_store_commit_0_will_fire ? _GEN_88[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_191[ldq_wakeup_idx] : will_fire_hella_incoming_0_will_fire ? _GEN_304 : will_fire_hella_wakeup_0_will_fire ? {8'h0, hella_paddr} : 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :243:34, :259:63, :429:31, :464:79, :501:88, :535:61, :761:28, :767:39, :769:30, :774:43, :781:45, :783:33, :795:44, :797:30, :803:47, :807:39, :820:5, :823:39]
  wire              _GEN_308 = _stq_idx_T | will_fire_sta_retry_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :661:56, :849:67]
  wire              _io_core_fp_stdata_ready_output = ~will_fire_std_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :867:{34,61,64}]
  wire              fp_stdata_fire = _io_core_fp_stdata_ready_output & io_core_fp_stdata_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:867:61, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _stq_bits_data_bits_T = will_fire_std_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :869:37]
  wire              _GEN_309 = _stq_bits_data_bits_T | fp_stdata_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:869:{37,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [4:0]        sidx = _stq_bits_data_bits_T ? io_core_exe_0_req_bits_uop_stq_idx : io_core_fp_stdata_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:869:37, :871:21]
  reg               fired_load_incoming_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:895:51]
  reg               fired_stad_incoming_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:896:51]
  reg               fired_sta_incoming_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:897:51]
  reg               fired_std_incoming_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:898:51]
  reg               fired_stdf_incoming;	// @[generators/boom/src/main/scala/lsu/lsu.scala:899:37]
  reg               fired_sfence_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:900:37]
  reg               fired_release_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:901:37]
  reg               fired_load_retry_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:902:51]
  reg               fired_sta_retry_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:903:51]
  reg               fired_load_wakeup_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:905:51]
  reg  [15:0]       mem_incoming_uop_0_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
  reg  [6:0]        mem_incoming_uop_0_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
  reg  [4:0]        mem_incoming_uop_0_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
  reg  [4:0]        mem_incoming_uop_0_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
  reg  [6:0]        mem_incoming_uop_0_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
  reg               mem_incoming_uop_0_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
  reg  [15:0]       mem_ldq_incoming_e_0_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:910:37]
  reg  [4:0]        mem_ldq_incoming_e_0_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:910:37]
  reg  [1:0]        mem_ldq_incoming_e_0_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:910:37]
  reg  [23:0]       mem_ldq_incoming_e_0_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:910:37]
  reg               mem_stq_incoming_e_0_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg  [15:0]       mem_stq_incoming_e_0_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg  [6:0]        mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg  [4:0]        mem_stq_incoming_e_0_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg  [1:0]        mem_stq_incoming_e_0_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg               mem_stq_incoming_e_0_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg               mem_stq_incoming_e_0_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg               mem_stq_incoming_e_0_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg               mem_stq_incoming_e_0_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
  reg  [15:0]       mem_ldq_wakeup_e_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:912:37]
  reg  [4:0]        mem_ldq_wakeup_e_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:912:37]
  reg  [1:0]        mem_ldq_wakeup_e_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:912:37]
  reg  [23:0]       mem_ldq_wakeup_e_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:912:37]
  reg  [15:0]       mem_ldq_retry_e_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:913:37]
  reg  [4:0]        mem_ldq_retry_e_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:913:37]
  reg  [1:0]        mem_ldq_retry_e_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:913:37]
  reg  [23:0]       mem_ldq_retry_e_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:913:37]
  reg               mem_stq_retry_e_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
  reg  [15:0]       mem_stq_retry_e_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
  reg  [6:0]        mem_stq_retry_e_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
  reg  [4:0]        mem_stq_retry_e_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
  reg  [1:0]        mem_stq_retry_e_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
  reg               mem_stq_retry_e_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
  reg               mem_stq_retry_e_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
  wire [23:0]       lcam_st_dep_mask_0 = fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_st_dep_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_st_dep_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_st_dep_mask : 24'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :895:51, :902:51, :905:51, :910:37, :912:37, :913:37, :916:33, :917:33, :918:33]
  wire              _lcam_stq_idx_T = fired_stad_incoming_REG | fired_sta_incoming_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:896:51, :897:51, :920:57]
  reg  [15:0]       mem_stdf_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37]
  reg  [6:0]        mem_stdf_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37]
  reg  [4:0]        mem_stdf_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37]
  reg               mem_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:926:41]
  reg               mem_tlb_uncacheable_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:927:41]
  reg  [39:0]       mem_paddr_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:928:41]
  reg               clr_bsy_valid_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:931:32]
  reg  [6:0]        clr_bsy_rob_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:932:28]
  reg  [15:0]       clr_bsy_brmask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:933:28]
  reg               io_core_clr_bsy_0_valid_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:980:62]
  reg               io_core_clr_bsy_0_valid_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:980:101]
  reg               io_core_clr_bsy_0_valid_REG_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:980:93]
  reg               stdf_clr_bsy_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:984:37]
  reg  [6:0]        stdf_clr_bsy_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:985:33]
  reg  [15:0]       stdf_clr_bsy_brmask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:986:33]
  reg               io_core_clr_bsy_1_valid_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1005:67]
  reg               io_core_clr_bsy_1_valid_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1005:106]
  reg               io_core_clr_bsy_1_valid_REG_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1005:98]
  wire              do_st_search_0 = (_lcam_stq_idx_T | fired_sta_retry_REG) & ~mem_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:903:51, :920:57, :926:41, :1015:{85,108,111}]
  wire              _can_forward_T = fired_load_incoming_REG | fired_load_retry_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:895:51, :902:51, :1017:61]
  wire              do_ld_search_0 = _can_forward_T & ~mem_tlb_miss_0 | fired_load_wakeup_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:905:51, :926:41, :1015:111, :1017:{61,85,106}]
  reg  [31:0]       lcam_addr_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1027:45]
  reg  [31:0]       lcam_addr_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67]
  wire [39:0]       lcam_addr_0 = _lcam_stq_idx_T | fired_sta_retry_REG ? {8'h0, lcam_addr_REG} : fired_release_0 ? {8'h0, lcam_addr_REG_1} : mem_paddr_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:259:63, :901:37, :903:51, :920:57, :928:41, :1026:{37,86}, :1027:45, :1028:{41,67}]
  wire [14:0]       _lcam_mask_mask_T_2 = 15'h1 << lcam_addr_0[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1026:37, :1666:{48,55}]
  wire [14:0]       _lcam_mask_mask_T_6 = 15'h3 << {12'h0, lcam_addr_0[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :1026:37, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_310 = {{8'hFF}, {lcam_addr_0[2] ? 8'hF0 : 8'hF}, {_lcam_mask_mask_T_6[7:0]}, {_lcam_mask_mask_T_2[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:1026:37, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire [7:0]        lcam_mask_0 = _GEN_310[do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_mem_size : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_mem_size : 2'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_mem_size : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_mem_size : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_mem_size : 2'h0) : 2'h0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :895:51, :902:51, :903:51, :905:51, :910:37, :911:37, :912:37, :913:37, :914:37, :916:33, :917:33, :918:33, :920:{33,57}, :922:33, :1015:108, :1017:106, :1030:37, :1031:37, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg  [4:0]        lcam_ldq_idx_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1038:58]
  reg  [4:0]        lcam_ldq_idx_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1039:58]
  wire [4:0]        lcam_ldq_idx_0 = fired_load_incoming_REG ? mem_incoming_uop_0_ldq_idx : fired_load_wakeup_REG ? lcam_ldq_idx_REG : fired_load_retry_REG ? lcam_ldq_idx_REG_1 : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :895:51, :902:51, :905:51, :909:37, :1037:26, :1038:{26,58}, :1039:{26,58}]
  reg  [4:0]        lcam_stq_idx_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1043:58]
  wire [4:0]        lcam_stq_idx_0 = _lcam_stq_idx_T ? mem_incoming_uop_0_stq_idx : fired_sta_retry_REG ? lcam_stq_idx_REG : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :903:51, :909:37, :920:57, :1041:26, :1043:{26,58}]
  reg               s1_executing_loads_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               s1_executing_loads_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
  reg               wb_forward_valid_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1065:36]
  reg  [4:0]        wb_forward_ldq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1066:36]
  reg  [39:0]       wb_forward_ld_addr_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1067:36]
  reg  [4:0]        wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36]
  wire [14:0]       _l_mask_mask_T_2 = 15'h1 << ldq_0_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_6 = 15'h3 << {12'h0, ldq_0_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_311 = {{8'hFF}, {ldq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_6[7:0]}, {_l_mask_mask_T_2[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_0 = wb_forward_valid_0 & ~(|wb_forward_ldq_idx_0);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_0 = lcam_addr_0[39:6] == ldq_0_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_0 = block_addr_matches_0 & lcam_addr_0[5:3] == ldq_0_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T = _GEN_311[ldq_0_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_312 = fired_release_0 & ldq_0_valid & ldq_0_bits_addr_valid & block_addr_matches_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_313 = ldq_0_bits_executed | ldq_0_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_314 = _GEN_313 | l_forwarders_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_315 = {19'h0, lcam_stq_idx_0};	// @[generators/boom/src/main/scala/lsu/lsu.scala:1041:26, :1101:38]
  wire [23:0]       _GEN_316 = ldq_0_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_317 = do_st_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & _GEN_314 & ~ldq_0_bits_addr_is_virtual & _GEN_316[0] & dword_addr_matches_0 & (|_mask_overlap_T);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_318 = do_ld_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & ~ldq_0_bits_addr_is_virtual & dword_addr_matches_0 & (|_mask_overlap_T);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older = lcam_ldq_idx_0 < ldq_head ^ (|ldq_head);	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{64,72,78}]
  reg               older_nacked_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_319 = ~_GEN_313 | nacking_loads_0 | older_nacked_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_320 = _GEN_312 | _GEN_317;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1058:36, :1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  wire              _GEN_321 = lcam_ldq_idx_0 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_322 = lcam_ldq_idx_0 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_323 = lcam_ldq_idx_0 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_324 = lcam_ldq_idx_0 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_325 = lcam_ldq_idx_0 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_326 = lcam_ldq_idx_0 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_327 = lcam_ldq_idx_0 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_328 = lcam_ldq_idx_0 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_329 = lcam_ldq_idx_0 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_330 = lcam_ldq_idx_0 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_331 = lcam_ldq_idx_0 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_332 = lcam_ldq_idx_0 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_333 = lcam_ldq_idx_0 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_334 = lcam_ldq_idx_0 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_335 = lcam_ldq_idx_0 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_336 = lcam_ldq_idx_0 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_337 = lcam_ldq_idx_0 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_338 = lcam_ldq_idx_0 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_339 = lcam_ldq_idx_0 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_340 = lcam_ldq_idx_0 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_341 = lcam_ldq_idx_0 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_342 = lcam_ldq_idx_0 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1037:26, :1131:48]
  wire              _GEN_343 = lcam_ldq_idx_0 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1131:48, generators/boom/src/main/scala/util/util.scala:205:25]
  reg               io_dmem_s1_kill_0_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_344 = (|lcam_ldq_idx_0) & _GEN_319;	// @[generators/boom/src/main/scala/lsu/lsu.scala:765:24, :1037:26, :1126:{38,47}, :1130:{56,73}, :1132:48]
  wire [14:0]       _l_mask_mask_T_17 = 15'h1 << ldq_1_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_21 = 15'h3 << {12'h0, ldq_1_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_345 = {{8'hFF}, {ldq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_21[7:0]}, {_l_mask_mask_T_17[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_1_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_1_0 = lcam_addr_0[39:6] == ldq_1_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_1_0 = block_addr_matches_1_0 & lcam_addr_0[5:3] == ldq_1_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_2 = _GEN_345[ldq_1_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_346 = fired_release_0 & ldq_1_valid & ldq_1_bits_addr_valid & block_addr_matches_1_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_347 = ldq_1_bits_executed | ldq_1_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_348 = _GEN_347 | l_forwarders_1_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_349 = ldq_1_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_350 = do_st_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & _GEN_348 & ~ldq_1_bits_addr_is_virtual & _GEN_349[0] & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_351 = do_ld_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & ~ldq_1_bits_addr_is_virtual & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_1 = lcam_ldq_idx_0 == 5'h0 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:1]));	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_352 = ~_GEN_347 | nacking_loads_1 | older_nacked_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_353 = searcher_is_older_1 | _GEN_321;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_354 = _GEN_346 | _GEN_350;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_355 = _GEN_354 | ~_GEN_351 | _GEN_353 | ~_GEN_352;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_32 = 15'h1 << ldq_2_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_36 = 15'h3 << {12'h0, ldq_2_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_356 = {{8'hFF}, {ldq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_36[7:0]}, {_l_mask_mask_T_32[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_2_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_2_0 = lcam_addr_0[39:6] == ldq_2_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_2_0 = block_addr_matches_2_0 & lcam_addr_0[5:3] == ldq_2_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_4 = _GEN_356[ldq_2_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_357 = fired_release_0 & ldq_2_valid & ldq_2_bits_addr_valid & block_addr_matches_2_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_358 = ldq_2_bits_executed | ldq_2_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_359 = _GEN_358 | l_forwarders_2_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_360 = ldq_2_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_361 = do_st_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & _GEN_359 & ~ldq_2_bits_addr_is_virtual & _GEN_360[0] & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_362 = do_ld_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & ~ldq_2_bits_addr_is_virtual & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_2 = lcam_ldq_idx_0 < 5'h2 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_363 = ~_GEN_358 | nacking_loads_2 | older_nacked_REG_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_364 = searcher_is_older_2 | _GEN_322;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_365 = _GEN_357 | _GEN_361;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_366 = _GEN_365 | ~_GEN_362 | _GEN_364 | ~_GEN_363;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_47 = 15'h1 << ldq_3_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_51 = 15'h3 << {12'h0, ldq_3_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_367 = {{8'hFF}, {ldq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_51[7:0]}, {_l_mask_mask_T_47[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_3_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_3_0 = lcam_addr_0[39:6] == ldq_3_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_3_0 = block_addr_matches_3_0 & lcam_addr_0[5:3] == ldq_3_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_6 = _GEN_367[ldq_3_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_368 = fired_release_0 & ldq_3_valid & ldq_3_bits_addr_valid & block_addr_matches_3_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_369 = ldq_3_bits_executed | ldq_3_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_370 = _GEN_369 | l_forwarders_3_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_371 = ldq_3_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_372 = do_st_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & _GEN_370 & ~ldq_3_bits_addr_is_virtual & _GEN_371[0] & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_373 = do_ld_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & ~ldq_3_bits_addr_is_virtual & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_3 = lcam_ldq_idx_0 < 5'h3 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:2]));	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_374 = ~_GEN_369 | nacking_loads_3 | older_nacked_REG_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_375 = searcher_is_older_3 | _GEN_323;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_376 = _GEN_368 | _GEN_372;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_377 = _GEN_376 | ~_GEN_373 | _GEN_375 | ~_GEN_374;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_62 = 15'h1 << ldq_4_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_66 = 15'h3 << {12'h0, ldq_4_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_378 = {{8'hFF}, {ldq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_66[7:0]}, {_l_mask_mask_T_62[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_4_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_4_0 = lcam_addr_0[39:6] == ldq_4_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_4_0 = block_addr_matches_4_0 & lcam_addr_0[5:3] == ldq_4_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_8 = _GEN_378[ldq_4_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_379 = fired_release_0 & ldq_4_valid & ldq_4_bits_addr_valid & block_addr_matches_4_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_380 = ldq_4_bits_executed | ldq_4_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_381 = _GEN_380 | l_forwarders_4_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_382 = ldq_4_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_383 = do_st_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & _GEN_381 & ~ldq_4_bits_addr_is_virtual & _GEN_382[0] & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_384 = do_ld_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & ~ldq_4_bits_addr_is_virtual & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_4 = lcam_ldq_idx_0 < 5'h4 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_385 = ~_GEN_380 | nacking_loads_4 | older_nacked_REG_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_386 = searcher_is_older_4 | _GEN_324;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_387 = _GEN_379 | _GEN_383;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_388 = _GEN_387 | ~_GEN_384 | _GEN_386 | ~_GEN_385;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_77 = 15'h1 << ldq_5_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_81 = 15'h3 << {12'h0, ldq_5_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_389 = {{8'hFF}, {ldq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_81[7:0]}, {_l_mask_mask_T_77[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_5_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_5_0 = lcam_addr_0[39:6] == ldq_5_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_5_0 = block_addr_matches_5_0 & lcam_addr_0[5:3] == ldq_5_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_10 = _GEN_389[ldq_5_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_390 = fired_release_0 & ldq_5_valid & ldq_5_bits_addr_valid & block_addr_matches_5_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_391 = ldq_5_bits_executed | ldq_5_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_392 = _GEN_391 | l_forwarders_5_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_393 = ldq_5_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_394 = do_st_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & _GEN_392 & ~ldq_5_bits_addr_is_virtual & _GEN_393[0] & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_395 = do_ld_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & ~ldq_5_bits_addr_is_virtual & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_5 = lcam_ldq_idx_0 < 5'h5 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_396 = ~_GEN_391 | nacking_loads_5 | older_nacked_REG_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_397 = searcher_is_older_5 | _GEN_325;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_398 = _GEN_390 | _GEN_394;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_399 = _GEN_398 | ~_GEN_395 | _GEN_397 | ~_GEN_396;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_92 = 15'h1 << ldq_6_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_96 = 15'h3 << {12'h0, ldq_6_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_400 = {{8'hFF}, {ldq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_96[7:0]}, {_l_mask_mask_T_92[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_6_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_6_0 = lcam_addr_0[39:6] == ldq_6_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_6_0 = block_addr_matches_6_0 & lcam_addr_0[5:3] == ldq_6_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_12 = _GEN_400[ldq_6_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_401 = fired_release_0 & ldq_6_valid & ldq_6_bits_addr_valid & block_addr_matches_6_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_402 = ldq_6_bits_executed | ldq_6_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_403 = _GEN_402 | l_forwarders_6_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_404 = ldq_6_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_405 = do_st_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & _GEN_403 & ~ldq_6_bits_addr_is_virtual & _GEN_404[0] & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_406 = do_ld_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & ~ldq_6_bits_addr_is_virtual & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_6 = lcam_ldq_idx_0 < 5'h6 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_407 = ~_GEN_402 | nacking_loads_6 | older_nacked_REG_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_408 = searcher_is_older_6 | _GEN_326;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_409 = _GEN_401 | _GEN_405;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_410 = _GEN_409 | ~_GEN_406 | _GEN_408 | ~_GEN_407;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_107 = 15'h1 << ldq_7_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_111 = 15'h3 << {12'h0, ldq_7_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_411 = {{8'hFF}, {ldq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_111[7:0]}, {_l_mask_mask_T_107[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_7_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_7_0 = lcam_addr_0[39:6] == ldq_7_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_7_0 = block_addr_matches_7_0 & lcam_addr_0[5:3] == ldq_7_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_14 = _GEN_411[ldq_7_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_412 = fired_release_0 & ldq_7_valid & ldq_7_bits_addr_valid & block_addr_matches_7_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_413 = ldq_7_bits_executed | ldq_7_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_414 = _GEN_413 | l_forwarders_7_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_415 = ldq_7_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_416 = do_st_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & _GEN_414 & ~ldq_7_bits_addr_is_virtual & _GEN_415[0] & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_417 = do_ld_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & ~ldq_7_bits_addr_is_virtual & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_7 = lcam_ldq_idx_0 < 5'h7 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:3]));	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:351:72, :363:{52,64,72,78}]
  reg               older_nacked_REG_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_418 = ~_GEN_413 | nacking_loads_7 | older_nacked_REG_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_419 = searcher_is_older_7 | _GEN_327;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_420 = _GEN_412 | _GEN_416;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_421 = _GEN_420 | ~_GEN_417 | _GEN_419 | ~_GEN_418;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_122 = 15'h1 << ldq_8_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_126 = 15'h3 << {12'h0, ldq_8_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_422 = {{8'hFF}, {ldq_8_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_126[7:0]}, {_l_mask_mask_T_122[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_8_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_8_0 = lcam_addr_0[39:6] == ldq_8_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_8_0 = block_addr_matches_8_0 & lcam_addr_0[5:3] == ldq_8_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_16 = _GEN_422[ldq_8_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_423 = fired_release_0 & ldq_8_valid & ldq_8_bits_addr_valid & block_addr_matches_8_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_424 = ldq_8_bits_executed | ldq_8_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_425 = _GEN_424 | l_forwarders_8_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_426 = ldq_8_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_427 = do_st_search_0 & ldq_8_valid & ldq_8_bits_addr_valid & _GEN_425 & ~ldq_8_bits_addr_is_virtual & _GEN_426[0] & dword_addr_matches_8_0 & (|_mask_overlap_T_16);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_428 = do_ld_search_0 & ldq_8_valid & ldq_8_bits_addr_valid & ~ldq_8_bits_addr_is_virtual & dword_addr_matches_8_0 & (|_mask_overlap_T_16);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_8 = lcam_ldq_idx_0 < 5'h8 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_429 = ~_GEN_424 | nacking_loads_8 | older_nacked_REG_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_430 = searcher_is_older_8 | _GEN_328;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_431 = _GEN_423 | _GEN_427;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_432 = _GEN_431 | ~_GEN_428 | _GEN_430 | ~_GEN_429;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_137 = 15'h1 << ldq_9_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_141 = 15'h3 << {12'h0, ldq_9_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_433 = {{8'hFF}, {ldq_9_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_141[7:0]}, {_l_mask_mask_T_137[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_9_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_9_0 = lcam_addr_0[39:6] == ldq_9_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_9_0 = block_addr_matches_9_0 & lcam_addr_0[5:3] == ldq_9_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_18 = _GEN_433[ldq_9_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_434 = fired_release_0 & ldq_9_valid & ldq_9_bits_addr_valid & block_addr_matches_9_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_435 = ldq_9_bits_executed | ldq_9_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_436 = _GEN_435 | l_forwarders_9_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_437 = ldq_9_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_438 = do_st_search_0 & ldq_9_valid & ldq_9_bits_addr_valid & _GEN_436 & ~ldq_9_bits_addr_is_virtual & _GEN_437[0] & dword_addr_matches_9_0 & (|_mask_overlap_T_18);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_439 = do_ld_search_0 & ldq_9_valid & ldq_9_bits_addr_valid & ~ldq_9_bits_addr_is_virtual & dword_addr_matches_9_0 & (|_mask_overlap_T_18);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_9 = lcam_ldq_idx_0 < 5'h9 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_440 = ~_GEN_435 | nacking_loads_9 | older_nacked_REG_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_441 = searcher_is_older_9 | _GEN_329;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_442 = _GEN_434 | _GEN_438;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_443 = _GEN_442 | ~_GEN_439 | _GEN_441 | ~_GEN_440;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_152 = 15'h1 << ldq_10_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_156 = 15'h3 << {12'h0, ldq_10_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_444 = {{8'hFF}, {ldq_10_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_156[7:0]}, {_l_mask_mask_T_152[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_10_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_10_0 = lcam_addr_0[39:6] == ldq_10_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_10_0 = block_addr_matches_10_0 & lcam_addr_0[5:3] == ldq_10_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_20 = _GEN_444[ldq_10_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_445 = fired_release_0 & ldq_10_valid & ldq_10_bits_addr_valid & block_addr_matches_10_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_446 = ldq_10_bits_executed | ldq_10_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_447 = _GEN_446 | l_forwarders_10_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_448 = ldq_10_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_449 = do_st_search_0 & ldq_10_valid & ldq_10_bits_addr_valid & _GEN_447 & ~ldq_10_bits_addr_is_virtual & _GEN_448[0] & dword_addr_matches_10_0 & (|_mask_overlap_T_20);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_450 = do_ld_search_0 & ldq_10_valid & ldq_10_bits_addr_valid & ~ldq_10_bits_addr_is_virtual & dword_addr_matches_10_0 & (|_mask_overlap_T_20);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_10 = lcam_ldq_idx_0 < 5'hA ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_451 = ~_GEN_446 | nacking_loads_10 | older_nacked_REG_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_452 = searcher_is_older_10 | _GEN_330;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_453 = _GEN_445 | _GEN_449;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_454 = _GEN_453 | ~_GEN_450 | _GEN_452 | ~_GEN_451;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_167 = 15'h1 << ldq_11_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_171 = 15'h3 << {12'h0, ldq_11_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_455 = {{8'hFF}, {ldq_11_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_171[7:0]}, {_l_mask_mask_T_167[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_11_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_11_0 = lcam_addr_0[39:6] == ldq_11_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_11_0 = block_addr_matches_11_0 & lcam_addr_0[5:3] == ldq_11_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_22 = _GEN_455[ldq_11_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_456 = fired_release_0 & ldq_11_valid & ldq_11_bits_addr_valid & block_addr_matches_11_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_457 = ldq_11_bits_executed | ldq_11_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_458 = _GEN_457 | l_forwarders_11_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_459 = ldq_11_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_460 = do_st_search_0 & ldq_11_valid & ldq_11_bits_addr_valid & _GEN_458 & ~ldq_11_bits_addr_is_virtual & _GEN_459[0] & dword_addr_matches_11_0 & (|_mask_overlap_T_22);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_461 = do_ld_search_0 & ldq_11_valid & ldq_11_bits_addr_valid & ~ldq_11_bits_addr_is_virtual & dword_addr_matches_11_0 & (|_mask_overlap_T_22);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_11 = lcam_ldq_idx_0 < 5'hB ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_462 = ~_GEN_457 | nacking_loads_11 | older_nacked_REG_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_463 = searcher_is_older_11 | _GEN_331;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_464 = _GEN_456 | _GEN_460;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_465 = _GEN_464 | ~_GEN_461 | _GEN_463 | ~_GEN_462;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_182 = 15'h1 << ldq_12_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_186 = 15'h3 << {12'h0, ldq_12_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_466 = {{8'hFF}, {ldq_12_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_186[7:0]}, {_l_mask_mask_T_182[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_12_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_12_0 = lcam_addr_0[39:6] == ldq_12_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_12_0 = block_addr_matches_12_0 & lcam_addr_0[5:3] == ldq_12_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_24 = _GEN_466[ldq_12_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_467 = fired_release_0 & ldq_12_valid & ldq_12_bits_addr_valid & block_addr_matches_12_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_468 = ldq_12_bits_executed | ldq_12_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_469 = _GEN_468 | l_forwarders_12_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_470 = ldq_12_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_471 = do_st_search_0 & ldq_12_valid & ldq_12_bits_addr_valid & _GEN_469 & ~ldq_12_bits_addr_is_virtual & _GEN_470[0] & dword_addr_matches_12_0 & (|_mask_overlap_T_24);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_472 = do_ld_search_0 & ldq_12_valid & ldq_12_bits_addr_valid & ~ldq_12_bits_addr_is_virtual & dword_addr_matches_12_0 & (|_mask_overlap_T_24);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_12 = lcam_ldq_idx_0 < 5'hC ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_473 = ~_GEN_468 | nacking_loads_12 | older_nacked_REG_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_474 = searcher_is_older_12 | _GEN_332;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_475 = _GEN_467 | _GEN_471;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_476 = _GEN_475 | ~_GEN_472 | _GEN_474 | ~_GEN_473;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_197 = 15'h1 << ldq_13_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_201 = 15'h3 << {12'h0, ldq_13_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_477 = {{8'hFF}, {ldq_13_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_201[7:0]}, {_l_mask_mask_T_197[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_13_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_13_0 = lcam_addr_0[39:6] == ldq_13_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_13_0 = block_addr_matches_13_0 & lcam_addr_0[5:3] == ldq_13_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_26 = _GEN_477[ldq_13_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_478 = fired_release_0 & ldq_13_valid & ldq_13_bits_addr_valid & block_addr_matches_13_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_479 = ldq_13_bits_executed | ldq_13_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_480 = _GEN_479 | l_forwarders_13_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_481 = ldq_13_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_482 = do_st_search_0 & ldq_13_valid & ldq_13_bits_addr_valid & _GEN_480 & ~ldq_13_bits_addr_is_virtual & _GEN_481[0] & dword_addr_matches_13_0 & (|_mask_overlap_T_26);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_483 = do_ld_search_0 & ldq_13_valid & ldq_13_bits_addr_valid & ~ldq_13_bits_addr_is_virtual & dword_addr_matches_13_0 & (|_mask_overlap_T_26);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_13 = lcam_ldq_idx_0 < 5'hD ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_484 = ~_GEN_479 | nacking_loads_13 | older_nacked_REG_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_485 = searcher_is_older_13 | _GEN_333;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_486 = _GEN_478 | _GEN_482;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_487 = _GEN_486 | ~_GEN_483 | _GEN_485 | ~_GEN_484;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_212 = 15'h1 << ldq_14_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_216 = 15'h3 << {12'h0, ldq_14_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_488 = {{8'hFF}, {ldq_14_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_216[7:0]}, {_l_mask_mask_T_212[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_14_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_14_0 = lcam_addr_0[39:6] == ldq_14_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_14_0 = block_addr_matches_14_0 & lcam_addr_0[5:3] == ldq_14_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_28 = _GEN_488[ldq_14_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_489 = fired_release_0 & ldq_14_valid & ldq_14_bits_addr_valid & block_addr_matches_14_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_490 = ldq_14_bits_executed | ldq_14_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_491 = _GEN_490 | l_forwarders_14_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_492 = ldq_14_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_493 = do_st_search_0 & ldq_14_valid & ldq_14_bits_addr_valid & _GEN_491 & ~ldq_14_bits_addr_is_virtual & _GEN_492[0] & dword_addr_matches_14_0 & (|_mask_overlap_T_28);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_494 = do_ld_search_0 & ldq_14_valid & ldq_14_bits_addr_valid & ~ldq_14_bits_addr_is_virtual & dword_addr_matches_14_0 & (|_mask_overlap_T_28);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_14 = lcam_ldq_idx_0 < 5'hE ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_495 = ~_GEN_490 | nacking_loads_14 | older_nacked_REG_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_496 = searcher_is_older_14 | _GEN_334;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_497 = _GEN_489 | _GEN_493;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_498 = _GEN_497 | ~_GEN_494 | _GEN_496 | ~_GEN_495;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_227 = 15'h1 << ldq_15_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_231 = 15'h3 << {12'h0, ldq_15_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_499 = {{8'hFF}, {ldq_15_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_231[7:0]}, {_l_mask_mask_T_227[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_15_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_15_0 = lcam_addr_0[39:6] == ldq_15_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_15_0 = block_addr_matches_15_0 & lcam_addr_0[5:3] == ldq_15_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_30 = _GEN_499[ldq_15_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_500 = fired_release_0 & ldq_15_valid & ldq_15_bits_addr_valid & block_addr_matches_15_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_501 = ldq_15_bits_executed | ldq_15_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_502 = _GEN_501 | l_forwarders_15_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_503 = ldq_15_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_504 = do_st_search_0 & ldq_15_valid & ldq_15_bits_addr_valid & _GEN_502 & ~ldq_15_bits_addr_is_virtual & _GEN_503[0] & dword_addr_matches_15_0 & (|_mask_overlap_T_30);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_505 = do_ld_search_0 & ldq_15_valid & ldq_15_bits_addr_valid & ~ldq_15_bits_addr_is_virtual & dword_addr_matches_15_0 & (|_mask_overlap_T_30);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_15 = lcam_ldq_idx_0 < 5'hF ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head[4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_506 = ~_GEN_501 | nacking_loads_15 | older_nacked_REG_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_507 = searcher_is_older_15 | _GEN_335;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_508 = _GEN_500 | _GEN_504;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_509 = _GEN_508 | ~_GEN_505 | _GEN_507 | ~_GEN_506;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_242 = 15'h1 << ldq_16_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_246 = 15'h3 << {12'h0, ldq_16_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_510 = {{8'hFF}, {ldq_16_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_246[7:0]}, {_l_mask_mask_T_242[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_16_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_16_0 = lcam_addr_0[39:6] == ldq_16_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_16_0 = block_addr_matches_16_0 & lcam_addr_0[5:3] == ldq_16_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_32 = _GEN_510[ldq_16_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_511 = fired_release_0 & ldq_16_valid & ldq_16_bits_addr_valid & block_addr_matches_16_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_512 = ldq_16_bits_executed | ldq_16_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_513 = _GEN_512 | l_forwarders_16_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_514 = ldq_16_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_515 = do_st_search_0 & ldq_16_valid & ldq_16_bits_addr_valid & _GEN_513 & ~ldq_16_bits_addr_is_virtual & _GEN_514[0] & dword_addr_matches_16_0 & (|_mask_overlap_T_32);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_516 = do_ld_search_0 & ldq_16_valid & ldq_16_bits_addr_valid & ~ldq_16_bits_addr_is_virtual & dword_addr_matches_16_0 & (|_mask_overlap_T_32);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_16 = lcam_ldq_idx_0[4] ^ lcam_ldq_idx_0 >= ldq_head ^ ldq_head > 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_517 = ~_GEN_512 | nacking_loads_16 | older_nacked_REG_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_518 = searcher_is_older_16 | _GEN_336;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_519 = _GEN_511 | _GEN_515;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_520 = _GEN_519 | ~_GEN_516 | _GEN_518 | ~_GEN_517;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_257 = 15'h1 << ldq_17_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_261 = 15'h3 << {12'h0, ldq_17_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_521 = {{8'hFF}, {ldq_17_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_261[7:0]}, {_l_mask_mask_T_257[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_17_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_17_0 = lcam_addr_0[39:6] == ldq_17_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_17_0 = block_addr_matches_17_0 & lcam_addr_0[5:3] == ldq_17_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_34 = _GEN_521[ldq_17_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_522 = fired_release_0 & ldq_17_valid & ldq_17_bits_addr_valid & block_addr_matches_17_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_523 = ldq_17_bits_executed | ldq_17_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_524 = _GEN_523 | l_forwarders_17_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_525 = ldq_17_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_526 = do_st_search_0 & ldq_17_valid & ldq_17_bits_addr_valid & _GEN_524 & ~ldq_17_bits_addr_is_virtual & _GEN_525[0] & dword_addr_matches_17_0 & (|_mask_overlap_T_34);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_527 = do_ld_search_0 & ldq_17_valid & ldq_17_bits_addr_valid & ~ldq_17_bits_addr_is_virtual & dword_addr_matches_17_0 & (|_mask_overlap_T_34);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_17 = lcam_ldq_idx_0 < 5'h11 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_528 = ~_GEN_523 | nacking_loads_17 | older_nacked_REG_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_529 = searcher_is_older_17 | _GEN_337;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_530 = _GEN_522 | _GEN_526;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_531 = _GEN_530 | ~_GEN_527 | _GEN_529 | ~_GEN_528;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_272 = 15'h1 << ldq_18_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_276 = 15'h3 << {12'h0, ldq_18_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_532 = {{8'hFF}, {ldq_18_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_276[7:0]}, {_l_mask_mask_T_272[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_18_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_18_0 = lcam_addr_0[39:6] == ldq_18_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_18_0 = block_addr_matches_18_0 & lcam_addr_0[5:3] == ldq_18_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_36 = _GEN_532[ldq_18_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_533 = fired_release_0 & ldq_18_valid & ldq_18_bits_addr_valid & block_addr_matches_18_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_534 = ldq_18_bits_executed | ldq_18_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_535 = _GEN_534 | l_forwarders_18_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_536 = ldq_18_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_537 = do_st_search_0 & ldq_18_valid & ldq_18_bits_addr_valid & _GEN_535 & ~ldq_18_bits_addr_is_virtual & _GEN_536[0] & dword_addr_matches_18_0 & (|_mask_overlap_T_36);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_538 = do_ld_search_0 & ldq_18_valid & ldq_18_bits_addr_valid & ~ldq_18_bits_addr_is_virtual & dword_addr_matches_18_0 & (|_mask_overlap_T_36);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_18 = lcam_ldq_idx_0 < 5'h12 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_539 = ~_GEN_534 | nacking_loads_18 | older_nacked_REG_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_540 = searcher_is_older_18 | _GEN_338;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_541 = _GEN_533 | _GEN_537;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_542 = _GEN_541 | ~_GEN_538 | _GEN_540 | ~_GEN_539;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_287 = 15'h1 << ldq_19_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_291 = 15'h3 << {12'h0, ldq_19_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_543 = {{8'hFF}, {ldq_19_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_291[7:0]}, {_l_mask_mask_T_287[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_19_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_19_0 = lcam_addr_0[39:6] == ldq_19_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_19_0 = block_addr_matches_19_0 & lcam_addr_0[5:3] == ldq_19_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_38 = _GEN_543[ldq_19_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_544 = fired_release_0 & ldq_19_valid & ldq_19_bits_addr_valid & block_addr_matches_19_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_545 = ldq_19_bits_executed | ldq_19_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_546 = _GEN_545 | l_forwarders_19_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_547 = ldq_19_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_548 = do_st_search_0 & ldq_19_valid & ldq_19_bits_addr_valid & _GEN_546 & ~ldq_19_bits_addr_is_virtual & _GEN_547[0] & dword_addr_matches_19_0 & (|_mask_overlap_T_38);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_549 = do_ld_search_0 & ldq_19_valid & ldq_19_bits_addr_valid & ~ldq_19_bits_addr_is_virtual & dword_addr_matches_19_0 & (|_mask_overlap_T_38);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_19 = lcam_ldq_idx_0 < 5'h13 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_550 = ~_GEN_545 | nacking_loads_19 | older_nacked_REG_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_551 = searcher_is_older_19 | _GEN_339;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_552 = _GEN_544 | _GEN_548;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_553 = _GEN_552 | ~_GEN_549 | _GEN_551 | ~_GEN_550;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_302 = 15'h1 << ldq_20_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_306 = 15'h3 << {12'h0, ldq_20_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_554 = {{8'hFF}, {ldq_20_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_306[7:0]}, {_l_mask_mask_T_302[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_20_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_20_0 = lcam_addr_0[39:6] == ldq_20_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_20_0 = block_addr_matches_20_0 & lcam_addr_0[5:3] == ldq_20_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_40 = _GEN_554[ldq_20_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_555 = fired_release_0 & ldq_20_valid & ldq_20_bits_addr_valid & block_addr_matches_20_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_556 = ldq_20_bits_executed | ldq_20_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_557 = _GEN_556 | l_forwarders_20_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_558 = ldq_20_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_559 = do_st_search_0 & ldq_20_valid & ldq_20_bits_addr_valid & _GEN_557 & ~ldq_20_bits_addr_is_virtual & _GEN_558[0] & dword_addr_matches_20_0 & (|_mask_overlap_T_40);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_560 = do_ld_search_0 & ldq_20_valid & ldq_20_bits_addr_valid & ~ldq_20_bits_addr_is_virtual & dword_addr_matches_20_0 & (|_mask_overlap_T_40);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_20 = lcam_ldq_idx_0 < 5'h14 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_561 = ~_GEN_556 | nacking_loads_20 | older_nacked_REG_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_562 = searcher_is_older_20 | _GEN_340;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_563 = _GEN_555 | _GEN_559;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_564 = _GEN_563 | ~_GEN_560 | _GEN_562 | ~_GEN_561;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_317 = 15'h1 << ldq_21_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_321 = 15'h3 << {12'h0, ldq_21_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_565 = {{8'hFF}, {ldq_21_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_321[7:0]}, {_l_mask_mask_T_317[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_21_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_21_0 = lcam_addr_0[39:6] == ldq_21_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_21_0 = block_addr_matches_21_0 & lcam_addr_0[5:3] == ldq_21_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_42 = _GEN_565[ldq_21_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_566 = fired_release_0 & ldq_21_valid & ldq_21_bits_addr_valid & block_addr_matches_21_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_567 = ldq_21_bits_executed | ldq_21_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_568 = _GEN_567 | l_forwarders_21_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_569 = ldq_21_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_570 = do_st_search_0 & ldq_21_valid & ldq_21_bits_addr_valid & _GEN_568 & ~ldq_21_bits_addr_is_virtual & _GEN_569[0] & dword_addr_matches_21_0 & (|_mask_overlap_T_42);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_571 = do_ld_search_0 & ldq_21_valid & ldq_21_bits_addr_valid & ~ldq_21_bits_addr_is_virtual & dword_addr_matches_21_0 & (|_mask_overlap_T_42);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_21 = lcam_ldq_idx_0 < 5'h15 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_572 = ~_GEN_567 | nacking_loads_21 | older_nacked_REG_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_573 = searcher_is_older_21 | _GEN_341;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_574 = _GEN_566 | _GEN_570;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_575 = _GEN_574 | ~_GEN_571 | _GEN_573 | ~_GEN_572;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_332 = 15'h1 << ldq_22_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_336 = 15'h3 << {12'h0, ldq_22_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_576 = {{8'hFF}, {ldq_22_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_336[7:0]}, {_l_mask_mask_T_332[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_22_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1065:36, :1066:36, :1076:{63,88}]
  wire              block_addr_matches_22_0 = lcam_addr_0[39:6] == ldq_22_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_22_0 = block_addr_matches_22_0 & lcam_addr_0[5:3] == ldq_22_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_44 = _GEN_576[ldq_22_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_577 = fired_release_0 & ldq_22_valid & ldq_22_bits_addr_valid & block_addr_matches_22_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_578 = ldq_22_bits_executed | ldq_22_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_579 = _GEN_578 | l_forwarders_22_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_580 = ldq_22_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_581 = do_st_search_0 & ldq_22_valid & ldq_22_bits_addr_valid & _GEN_579 & ~ldq_22_bits_addr_is_virtual & _GEN_580[0] & dword_addr_matches_22_0 & (|_mask_overlap_T_44);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_582 = do_ld_search_0 & ldq_22_valid & ldq_22_bits_addr_valid & ~ldq_22_bits_addr_is_virtual & dword_addr_matches_22_0 & (|_mask_overlap_T_44);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_22 = lcam_ldq_idx_0 < 5'h16 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1037:26, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  reg               older_nacked_REG_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_583 = ~_GEN_578 | nacking_loads_22 | older_nacked_REG_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_584 = searcher_is_older_22 | _GEN_342;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_585 = _GEN_577 | _GEN_581;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_586 = _GEN_585 | ~_GEN_582 | _GEN_584 | ~_GEN_583;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire [14:0]       _l_mask_mask_T_347 = 15'h1 << ldq_23_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{48,55}]
  wire [14:0]       _l_mask_mask_T_351 = 15'h3 << {12'h0, ldq_23_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_587 = {{8'hFF}, {ldq_23_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_351[7:0]}, {_l_mask_mask_T_347[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              l_forwarders_23_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1065:36, :1066:36, :1076:{63,88}, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              block_addr_matches_23_0 = lcam_addr_0[39:6] == ldq_23_bits_addr_bits[39:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:{57,73,84}]
  wire              dword_addr_matches_23_0 = block_addr_matches_23_0 & lcam_addr_0[5:3] == ldq_23_bits_addr_bits[5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1026:37, :1081:73, :1082:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_46 = _GEN_587[ldq_23_bits_uop_mem_size] & lcam_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1083:46, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_588 = fired_release_0 & ldq_23_valid & ldq_23_bits_addr_valid & block_addr_matches_23_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :901:37, :1081:73, :1091:34]
  wire              _GEN_589 = ldq_23_bits_executed | ldq_23_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1099:37]
  wire              _GEN_590 = _GEN_589 | l_forwarders_23_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1076:63, :1099:{37,57}]
  wire [23:0]       _GEN_591 = ldq_23_bits_st_dep_mask >> _GEN_315;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1101:38]
  wire              _GEN_592 = do_st_search_0 & ldq_23_valid & ldq_23_bits_addr_valid & _GEN_590 & ~ldq_23_bits_addr_is_virtual & _GEN_591[0] & dword_addr_matches_23_0 & (|_mask_overlap_T_46);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1015:108, :1082:66, :1083:46, :1084:62, :1099:57, :1101:38, :1102:131]
  wire              _GEN_593 = do_ld_search_0 & ldq_23_valid & ldq_23_bits_addr_valid & ~ldq_23_bits_addr_is_virtual & dword_addr_matches_23_0 & (|_mask_overlap_T_46);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :432:52, :1017:106, :1082:66, :1083:46, :1084:62, :1116:47]
  wire              searcher_is_older_23 = lcam_ldq_idx_0 < 5'h17 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :1037:26, generators/boom/src/main/scala/util/util.scala:205:25, :363:{52,64,72,78}]
  reg               older_nacked_REG_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
  wire              _GEN_594 = ~_GEN_589 | nacking_loads_23 | older_nacked_REG_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1099:37, :1129:57, :1130:{17,56}, :1287:5, :1290:7]
  wire              _GEN_595 = searcher_is_older_23 | _GEN_343;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1119:34, :1126:{38,47}, :1130:73, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_596 = _GEN_588 | _GEN_592;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1091:34, :1092:36, :1102:131, :1103:37, :1117:37]
  reg               io_dmem_s1_kill_0_REG_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1132:58]
  wire              _GEN_597 = _GEN_596 | ~_GEN_593 | _GEN_595 | ~_GEN_594;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}]
  wire              _GEN_598 = _GEN_597 ? (_GEN_586 ? (_GEN_575 ? (_GEN_564 ? (_GEN_553 ? (_GEN_542 ? (_GEN_531 ? (_GEN_520 ? (_GEN_509 ? (_GEN_498 ? (_GEN_487 ? (_GEN_476 ? (_GEN_465 ? (_GEN_454 ? (_GEN_443 ? (_GEN_432 ? (_GEN_421 ? (_GEN_410 ? (_GEN_399 ? (_GEN_388 ? (_GEN_377 ? (_GEN_366 ? (_GEN_355 ? ~_GEN_320 & _GEN_318 & ~searcher_is_older & _GEN_344 & io_dmem_s1_kill_0_REG : io_dmem_s1_kill_0_REG_1) : io_dmem_s1_kill_0_REG_2) : io_dmem_s1_kill_0_REG_3) : io_dmem_s1_kill_0_REG_4) : io_dmem_s1_kill_0_REG_5) : io_dmem_s1_kill_0_REG_6) : io_dmem_s1_kill_0_REG_7) : io_dmem_s1_kill_0_REG_8) : io_dmem_s1_kill_0_REG_9) : io_dmem_s1_kill_0_REG_10) : io_dmem_s1_kill_0_REG_11) : io_dmem_s1_kill_0_REG_12) : io_dmem_s1_kill_0_REG_13) : io_dmem_s1_kill_0_REG_14) : io_dmem_s1_kill_0_REG_15) : io_dmem_s1_kill_0_REG_16) : io_dmem_s1_kill_0_REG_17) : io_dmem_s1_kill_0_REG_18) : io_dmem_s1_kill_0_REG_19) : io_dmem_s1_kill_0_REG_20) : io_dmem_s1_kill_0_REG_21) : io_dmem_s1_kill_0_REG_22) : io_dmem_s1_kill_0_REG_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:765:24, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:47, :1130:73, :1132:{48,58}, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              can_forward_0 = _GEN_597 & _GEN_586 & _GEN_575 & _GEN_564 & _GEN_553 & _GEN_542 & _GEN_531 & _GEN_520 & _GEN_509 & _GEN_498 & _GEN_487 & _GEN_476 & _GEN_465 & _GEN_454 & _GEN_443 & _GEN_432 & _GEN_421 & _GEN_410 & _GEN_399 & _GEN_388 & _GEN_377 & _GEN_366 & _GEN_355 & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~_GEN_344) & (_can_forward_T ? ~mem_tlb_uncacheable_0 : ~_GEN_203[lcam_ldq_idx_0]);	// @[generators/boom/src/main/scala/lsu/lsu.scala:501:88, :765:24, :927:41, :1017:61, :1037:26, :1045:29, :1046:{8,56}, :1047:7, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:47, :1130:73, :1132:48, :1133:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              dword_addr_matches_24_0 = stq_0_bits_addr_valid & ~stq_0_bits_addr_is_virtual & stq_0_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_2 = 15'h1 << stq_0_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_6 = 15'h3 << {12'h0, stq_0_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_599 = {{8'hFF}, {stq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_6[7:0]}, {_write_mask_mask_T_2[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_600 = do_ld_search_0 & stq_0_valid & lcam_st_dep_mask_0[0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_601 = lcam_mask_0 & _GEN_599[stq_0_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_602 = _GEN_601 == lcam_mask_0 & ~stq_0_bits_uop_is_fence & ~stq_0_bits_uop_is_amo & dword_addr_matches_24_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_24;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_603 = (|_GEN_601) & dword_addr_matches_24_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_25;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_604 = stq_0_bits_uop_is_fence | stq_0_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_0 = _GEN_600 & (_GEN_602 | _GEN_603 | _GEN_604);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_26;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_605 = _GEN_600 ? (_GEN_602 ? io_dmem_s1_kill_0_REG_24 : _GEN_603 ? io_dmem_s1_kill_0_REG_25 : _GEN_604 ? io_dmem_s1_kill_0_REG_26 : _GEN_598) : _GEN_598;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_25_0 = stq_1_bits_addr_valid & ~stq_1_bits_addr_is_virtual & stq_1_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_17 = 15'h1 << stq_1_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_21 = 15'h3 << {12'h0, stq_1_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_606 = {{8'hFF}, {stq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_21[7:0]}, {_write_mask_mask_T_17[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_607 = do_ld_search_0 & stq_1_valid & lcam_st_dep_mask_0[1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_608 = lcam_mask_0 & _GEN_606[stq_1_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_609 = _GEN_608 == lcam_mask_0 & ~stq_1_bits_uop_is_fence & ~stq_1_bits_uop_is_amo & dword_addr_matches_25_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_27;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_610 = (|_GEN_608) & dword_addr_matches_25_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_28;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_611 = stq_1_bits_uop_is_fence | stq_1_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_1 = _GEN_607 & (_GEN_609 | _GEN_610 | _GEN_611);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_29;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_612 = _GEN_607 ? (_GEN_609 ? io_dmem_s1_kill_0_REG_27 : _GEN_610 ? io_dmem_s1_kill_0_REG_28 : _GEN_611 ? io_dmem_s1_kill_0_REG_29 : _GEN_605) : _GEN_605;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_26_0 = stq_2_bits_addr_valid & ~stq_2_bits_addr_is_virtual & stq_2_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_32 = 15'h1 << stq_2_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_36 = 15'h3 << {12'h0, stq_2_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_613 = {{8'hFF}, {stq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_36[7:0]}, {_write_mask_mask_T_32[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_614 = do_ld_search_0 & stq_2_valid & lcam_st_dep_mask_0[2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_615 = lcam_mask_0 & _GEN_613[stq_2_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_616 = _GEN_615 == lcam_mask_0 & ~stq_2_bits_uop_is_fence & ~stq_2_bits_uop_is_amo & dword_addr_matches_26_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_30;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_617 = (|_GEN_615) & dword_addr_matches_26_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_31;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_618 = stq_2_bits_uop_is_fence | stq_2_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_2 = _GEN_614 & (_GEN_616 | _GEN_617 | _GEN_618);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_32;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_619 = _GEN_614 ? (_GEN_616 ? io_dmem_s1_kill_0_REG_30 : _GEN_617 ? io_dmem_s1_kill_0_REG_31 : _GEN_618 ? io_dmem_s1_kill_0_REG_32 : _GEN_612) : _GEN_612;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_27_0 = stq_3_bits_addr_valid & ~stq_3_bits_addr_is_virtual & stq_3_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_47 = 15'h1 << stq_3_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_51 = 15'h3 << {12'h0, stq_3_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_620 = {{8'hFF}, {stq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_51[7:0]}, {_write_mask_mask_T_47[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_621 = do_ld_search_0 & stq_3_valid & lcam_st_dep_mask_0[3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_622 = lcam_mask_0 & _GEN_620[stq_3_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_623 = _GEN_622 == lcam_mask_0 & ~stq_3_bits_uop_is_fence & ~stq_3_bits_uop_is_amo & dword_addr_matches_27_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_33;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_624 = (|_GEN_622) & dword_addr_matches_27_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_34;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_625 = stq_3_bits_uop_is_fence | stq_3_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_3 = _GEN_621 & (_GEN_623 | _GEN_624 | _GEN_625);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_35;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_626 = _GEN_621 ? (_GEN_623 ? io_dmem_s1_kill_0_REG_33 : _GEN_624 ? io_dmem_s1_kill_0_REG_34 : _GEN_625 ? io_dmem_s1_kill_0_REG_35 : _GEN_619) : _GEN_619;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_28_0 = stq_4_bits_addr_valid & ~stq_4_bits_addr_is_virtual & stq_4_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_62 = 15'h1 << stq_4_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_66 = 15'h3 << {12'h0, stq_4_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_627 = {{8'hFF}, {stq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_66[7:0]}, {_write_mask_mask_T_62[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_628 = do_ld_search_0 & stq_4_valid & lcam_st_dep_mask_0[4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_629 = lcam_mask_0 & _GEN_627[stq_4_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_630 = _GEN_629 == lcam_mask_0 & ~stq_4_bits_uop_is_fence & ~stq_4_bits_uop_is_amo & dword_addr_matches_28_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_36;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_631 = (|_GEN_629) & dword_addr_matches_28_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_37;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_632 = stq_4_bits_uop_is_fence | stq_4_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_4 = _GEN_628 & (_GEN_630 | _GEN_631 | _GEN_632);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_38;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_633 = _GEN_628 ? (_GEN_630 ? io_dmem_s1_kill_0_REG_36 : _GEN_631 ? io_dmem_s1_kill_0_REG_37 : _GEN_632 ? io_dmem_s1_kill_0_REG_38 : _GEN_626) : _GEN_626;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_29_0 = stq_5_bits_addr_valid & ~stq_5_bits_addr_is_virtual & stq_5_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_77 = 15'h1 << stq_5_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_81 = 15'h3 << {12'h0, stq_5_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_634 = {{8'hFF}, {stq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_81[7:0]}, {_write_mask_mask_T_77[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_635 = do_ld_search_0 & stq_5_valid & lcam_st_dep_mask_0[5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_636 = lcam_mask_0 & _GEN_634[stq_5_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_637 = _GEN_636 == lcam_mask_0 & ~stq_5_bits_uop_is_fence & ~stq_5_bits_uop_is_amo & dword_addr_matches_29_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_39;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_638 = (|_GEN_636) & dword_addr_matches_29_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_40;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_639 = stq_5_bits_uop_is_fence | stq_5_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_5 = _GEN_635 & (_GEN_637 | _GEN_638 | _GEN_639);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_41;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_640 = _GEN_635 ? (_GEN_637 ? io_dmem_s1_kill_0_REG_39 : _GEN_638 ? io_dmem_s1_kill_0_REG_40 : _GEN_639 ? io_dmem_s1_kill_0_REG_41 : _GEN_633) : _GEN_633;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_30_0 = stq_6_bits_addr_valid & ~stq_6_bits_addr_is_virtual & stq_6_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_92 = 15'h1 << stq_6_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_96 = 15'h3 << {12'h0, stq_6_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_641 = {{8'hFF}, {stq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_96[7:0]}, {_write_mask_mask_T_92[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_642 = do_ld_search_0 & stq_6_valid & lcam_st_dep_mask_0[6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_643 = lcam_mask_0 & _GEN_641[stq_6_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_644 = _GEN_643 == lcam_mask_0 & ~stq_6_bits_uop_is_fence & ~stq_6_bits_uop_is_amo & dword_addr_matches_30_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_42;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_645 = (|_GEN_643) & dword_addr_matches_30_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_43;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_646 = stq_6_bits_uop_is_fence | stq_6_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_6 = _GEN_642 & (_GEN_644 | _GEN_645 | _GEN_646);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_44;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_647 = _GEN_642 ? (_GEN_644 ? io_dmem_s1_kill_0_REG_42 : _GEN_645 ? io_dmem_s1_kill_0_REG_43 : _GEN_646 ? io_dmem_s1_kill_0_REG_44 : _GEN_640) : _GEN_640;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_31_0 = stq_7_bits_addr_valid & ~stq_7_bits_addr_is_virtual & stq_7_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_107 = 15'h1 << stq_7_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_111 = 15'h3 << {12'h0, stq_7_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_648 = {{8'hFF}, {stq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_111[7:0]}, {_write_mask_mask_T_107[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_649 = do_ld_search_0 & stq_7_valid & lcam_st_dep_mask_0[7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_650 = lcam_mask_0 & _GEN_648[stq_7_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_651 = _GEN_650 == lcam_mask_0 & ~stq_7_bits_uop_is_fence & ~stq_7_bits_uop_is_amo & dword_addr_matches_31_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_45;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_652 = (|_GEN_650) & dword_addr_matches_31_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_46;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_653 = stq_7_bits_uop_is_fence | stq_7_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_7 = _GEN_649 & (_GEN_651 | _GEN_652 | _GEN_653);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_47;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_654 = _GEN_649 ? (_GEN_651 ? io_dmem_s1_kill_0_REG_45 : _GEN_652 ? io_dmem_s1_kill_0_REG_46 : _GEN_653 ? io_dmem_s1_kill_0_REG_47 : _GEN_647) : _GEN_647;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_32_0 = stq_8_bits_addr_valid & ~stq_8_bits_addr_is_virtual & stq_8_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_122 = 15'h1 << stq_8_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_126 = 15'h3 << {12'h0, stq_8_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_655 = {{8'hFF}, {stq_8_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_126[7:0]}, {_write_mask_mask_T_122[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_656 = do_ld_search_0 & stq_8_valid & lcam_st_dep_mask_0[8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_657 = lcam_mask_0 & _GEN_655[stq_8_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_658 = _GEN_657 == lcam_mask_0 & ~stq_8_bits_uop_is_fence & ~stq_8_bits_uop_is_amo & dword_addr_matches_32_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_48;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_659 = (|_GEN_657) & dword_addr_matches_32_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_49;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_660 = stq_8_bits_uop_is_fence | stq_8_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_8 = _GEN_656 & (_GEN_658 | _GEN_659 | _GEN_660);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_50;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_661 = _GEN_656 ? (_GEN_658 ? io_dmem_s1_kill_0_REG_48 : _GEN_659 ? io_dmem_s1_kill_0_REG_49 : _GEN_660 ? io_dmem_s1_kill_0_REG_50 : _GEN_654) : _GEN_654;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_33_0 = stq_9_bits_addr_valid & ~stq_9_bits_addr_is_virtual & stq_9_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_137 = 15'h1 << stq_9_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_141 = 15'h3 << {12'h0, stq_9_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_662 = {{8'hFF}, {stq_9_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_141[7:0]}, {_write_mask_mask_T_137[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_663 = do_ld_search_0 & stq_9_valid & lcam_st_dep_mask_0[9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_664 = lcam_mask_0 & _GEN_662[stq_9_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_665 = _GEN_664 == lcam_mask_0 & ~stq_9_bits_uop_is_fence & ~stq_9_bits_uop_is_amo & dword_addr_matches_33_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_51;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_666 = (|_GEN_664) & dword_addr_matches_33_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_52;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_667 = stq_9_bits_uop_is_fence | stq_9_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_9 = _GEN_663 & (_GEN_665 | _GEN_666 | _GEN_667);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_53;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_668 = _GEN_663 ? (_GEN_665 ? io_dmem_s1_kill_0_REG_51 : _GEN_666 ? io_dmem_s1_kill_0_REG_52 : _GEN_667 ? io_dmem_s1_kill_0_REG_53 : _GEN_661) : _GEN_661;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_34_0 = stq_10_bits_addr_valid & ~stq_10_bits_addr_is_virtual & stq_10_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_152 = 15'h1 << stq_10_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_156 = 15'h3 << {12'h0, stq_10_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_669 = {{8'hFF}, {stq_10_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_156[7:0]}, {_write_mask_mask_T_152[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_670 = do_ld_search_0 & stq_10_valid & lcam_st_dep_mask_0[10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_671 = lcam_mask_0 & _GEN_669[stq_10_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_672 = _GEN_671 == lcam_mask_0 & ~stq_10_bits_uop_is_fence & ~stq_10_bits_uop_is_amo & dword_addr_matches_34_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_54;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_673 = (|_GEN_671) & dword_addr_matches_34_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_55;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_674 = stq_10_bits_uop_is_fence | stq_10_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_10 = _GEN_670 & (_GEN_672 | _GEN_673 | _GEN_674);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_56;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_675 = _GEN_670 ? (_GEN_672 ? io_dmem_s1_kill_0_REG_54 : _GEN_673 ? io_dmem_s1_kill_0_REG_55 : _GEN_674 ? io_dmem_s1_kill_0_REG_56 : _GEN_668) : _GEN_668;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_35_0 = stq_11_bits_addr_valid & ~stq_11_bits_addr_is_virtual & stq_11_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_167 = 15'h1 << stq_11_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_171 = 15'h3 << {12'h0, stq_11_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_676 = {{8'hFF}, {stq_11_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_171[7:0]}, {_write_mask_mask_T_167[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_677 = do_ld_search_0 & stq_11_valid & lcam_st_dep_mask_0[11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_678 = lcam_mask_0 & _GEN_676[stq_11_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_679 = _GEN_678 == lcam_mask_0 & ~stq_11_bits_uop_is_fence & ~stq_11_bits_uop_is_amo & dword_addr_matches_35_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_57;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_680 = (|_GEN_678) & dword_addr_matches_35_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_58;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_681 = stq_11_bits_uop_is_fence | stq_11_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_11 = _GEN_677 & (_GEN_679 | _GEN_680 | _GEN_681);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_59;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_682 = _GEN_677 ? (_GEN_679 ? io_dmem_s1_kill_0_REG_57 : _GEN_680 ? io_dmem_s1_kill_0_REG_58 : _GEN_681 ? io_dmem_s1_kill_0_REG_59 : _GEN_675) : _GEN_675;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_36_0 = stq_12_bits_addr_valid & ~stq_12_bits_addr_is_virtual & stq_12_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_182 = 15'h1 << stq_12_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_186 = 15'h3 << {12'h0, stq_12_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_683 = {{8'hFF}, {stq_12_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_186[7:0]}, {_write_mask_mask_T_182[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_684 = do_ld_search_0 & stq_12_valid & lcam_st_dep_mask_0[12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_685 = lcam_mask_0 & _GEN_683[stq_12_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_686 = _GEN_685 == lcam_mask_0 & ~stq_12_bits_uop_is_fence & ~stq_12_bits_uop_is_amo & dword_addr_matches_36_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_60;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_687 = (|_GEN_685) & dword_addr_matches_36_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_61;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_688 = stq_12_bits_uop_is_fence | stq_12_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_12 = _GEN_684 & (_GEN_686 | _GEN_687 | _GEN_688);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_62;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_689 = _GEN_684 ? (_GEN_686 ? io_dmem_s1_kill_0_REG_60 : _GEN_687 ? io_dmem_s1_kill_0_REG_61 : _GEN_688 ? io_dmem_s1_kill_0_REG_62 : _GEN_682) : _GEN_682;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_37_0 = stq_13_bits_addr_valid & ~stq_13_bits_addr_is_virtual & stq_13_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_197 = 15'h1 << stq_13_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_201 = 15'h3 << {12'h0, stq_13_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_690 = {{8'hFF}, {stq_13_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_201[7:0]}, {_write_mask_mask_T_197[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_691 = do_ld_search_0 & stq_13_valid & lcam_st_dep_mask_0[13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_692 = lcam_mask_0 & _GEN_690[stq_13_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_693 = _GEN_692 == lcam_mask_0 & ~stq_13_bits_uop_is_fence & ~stq_13_bits_uop_is_amo & dword_addr_matches_37_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_63;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_694 = (|_GEN_692) & dword_addr_matches_37_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_64;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_695 = stq_13_bits_uop_is_fence | stq_13_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_13 = _GEN_691 & (_GEN_693 | _GEN_694 | _GEN_695);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_65;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_696 = _GEN_691 ? (_GEN_693 ? io_dmem_s1_kill_0_REG_63 : _GEN_694 ? io_dmem_s1_kill_0_REG_64 : _GEN_695 ? io_dmem_s1_kill_0_REG_65 : _GEN_689) : _GEN_689;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_38_0 = stq_14_bits_addr_valid & ~stq_14_bits_addr_is_virtual & stq_14_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_212 = 15'h1 << stq_14_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_216 = 15'h3 << {12'h0, stq_14_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_697 = {{8'hFF}, {stq_14_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_216[7:0]}, {_write_mask_mask_T_212[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_698 = do_ld_search_0 & stq_14_valid & lcam_st_dep_mask_0[14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_699 = lcam_mask_0 & _GEN_697[stq_14_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_700 = _GEN_699 == lcam_mask_0 & ~stq_14_bits_uop_is_fence & ~stq_14_bits_uop_is_amo & dword_addr_matches_38_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_66;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_701 = (|_GEN_699) & dword_addr_matches_38_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_67;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_702 = stq_14_bits_uop_is_fence | stq_14_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_14 = _GEN_698 & (_GEN_700 | _GEN_701 | _GEN_702);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_68;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_703 = _GEN_698 ? (_GEN_700 ? io_dmem_s1_kill_0_REG_66 : _GEN_701 ? io_dmem_s1_kill_0_REG_67 : _GEN_702 ? io_dmem_s1_kill_0_REG_68 : _GEN_696) : _GEN_696;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_39_0 = stq_15_bits_addr_valid & ~stq_15_bits_addr_is_virtual & stq_15_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_227 = 15'h1 << stq_15_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_231 = 15'h3 << {12'h0, stq_15_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_704 = {{8'hFF}, {stq_15_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_231[7:0]}, {_write_mask_mask_T_227[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_705 = do_ld_search_0 & stq_15_valid & lcam_st_dep_mask_0[15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_706 = lcam_mask_0 & _GEN_704[stq_15_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_707 = _GEN_706 == lcam_mask_0 & ~stq_15_bits_uop_is_fence & ~stq_15_bits_uop_is_amo & dword_addr_matches_39_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_69;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_708 = (|_GEN_706) & dword_addr_matches_39_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_70;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_709 = stq_15_bits_uop_is_fence | stq_15_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_15 = _GEN_705 & (_GEN_707 | _GEN_708 | _GEN_709);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_71;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_710 = _GEN_705 ? (_GEN_707 ? io_dmem_s1_kill_0_REG_69 : _GEN_708 ? io_dmem_s1_kill_0_REG_70 : _GEN_709 ? io_dmem_s1_kill_0_REG_71 : _GEN_703) : _GEN_703;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_40_0 = stq_16_bits_addr_valid & ~stq_16_bits_addr_is_virtual & stq_16_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_242 = 15'h1 << stq_16_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_246 = 15'h3 << {12'h0, stq_16_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_711 = {{8'hFF}, {stq_16_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_246[7:0]}, {_write_mask_mask_T_242[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_712 = do_ld_search_0 & stq_16_valid & lcam_st_dep_mask_0[16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_713 = lcam_mask_0 & _GEN_711[stq_16_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_714 = _GEN_713 == lcam_mask_0 & ~stq_16_bits_uop_is_fence & ~stq_16_bits_uop_is_amo & dword_addr_matches_40_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_72;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_715 = (|_GEN_713) & dword_addr_matches_40_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_73;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_716 = stq_16_bits_uop_is_fence | stq_16_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_16 = _GEN_712 & (_GEN_714 | _GEN_715 | _GEN_716);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_74;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_717 = _GEN_712 ? (_GEN_714 ? io_dmem_s1_kill_0_REG_72 : _GEN_715 ? io_dmem_s1_kill_0_REG_73 : _GEN_716 ? io_dmem_s1_kill_0_REG_74 : _GEN_710) : _GEN_710;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_41_0 = stq_17_bits_addr_valid & ~stq_17_bits_addr_is_virtual & stq_17_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_257 = 15'h1 << stq_17_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_261 = 15'h3 << {12'h0, stq_17_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_718 = {{8'hFF}, {stq_17_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_261[7:0]}, {_write_mask_mask_T_257[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_719 = do_ld_search_0 & stq_17_valid & lcam_st_dep_mask_0[17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_720 = lcam_mask_0 & _GEN_718[stq_17_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_721 = _GEN_720 == lcam_mask_0 & ~stq_17_bits_uop_is_fence & ~stq_17_bits_uop_is_amo & dword_addr_matches_41_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_75;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_722 = (|_GEN_720) & dword_addr_matches_41_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_76;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_723 = stq_17_bits_uop_is_fence | stq_17_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_17 = _GEN_719 & (_GEN_721 | _GEN_722 | _GEN_723);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_77;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_724 = _GEN_719 ? (_GEN_721 ? io_dmem_s1_kill_0_REG_75 : _GEN_722 ? io_dmem_s1_kill_0_REG_76 : _GEN_723 ? io_dmem_s1_kill_0_REG_77 : _GEN_717) : _GEN_717;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_42_0 = stq_18_bits_addr_valid & ~stq_18_bits_addr_is_virtual & stq_18_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_272 = 15'h1 << stq_18_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_276 = 15'h3 << {12'h0, stq_18_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_725 = {{8'hFF}, {stq_18_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_276[7:0]}, {_write_mask_mask_T_272[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_726 = do_ld_search_0 & stq_18_valid & lcam_st_dep_mask_0[18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_727 = lcam_mask_0 & _GEN_725[stq_18_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_728 = _GEN_727 == lcam_mask_0 & ~stq_18_bits_uop_is_fence & ~stq_18_bits_uop_is_amo & dword_addr_matches_42_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_78;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_729 = (|_GEN_727) & dword_addr_matches_42_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_79;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_730 = stq_18_bits_uop_is_fence | stq_18_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_18 = _GEN_726 & (_GEN_728 | _GEN_729 | _GEN_730);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_80;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_731 = _GEN_726 ? (_GEN_728 ? io_dmem_s1_kill_0_REG_78 : _GEN_729 ? io_dmem_s1_kill_0_REG_79 : _GEN_730 ? io_dmem_s1_kill_0_REG_80 : _GEN_724) : _GEN_724;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_43_0 = stq_19_bits_addr_valid & ~stq_19_bits_addr_is_virtual & stq_19_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_287 = 15'h1 << stq_19_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_291 = 15'h3 << {12'h0, stq_19_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_732 = {{8'hFF}, {stq_19_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_291[7:0]}, {_write_mask_mask_T_287[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_733 = do_ld_search_0 & stq_19_valid & lcam_st_dep_mask_0[19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_734 = lcam_mask_0 & _GEN_732[stq_19_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_735 = _GEN_734 == lcam_mask_0 & ~stq_19_bits_uop_is_fence & ~stq_19_bits_uop_is_amo & dword_addr_matches_43_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_81;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_736 = (|_GEN_734) & dword_addr_matches_43_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_82;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_737 = stq_19_bits_uop_is_fence | stq_19_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_19 = _GEN_733 & (_GEN_735 | _GEN_736 | _GEN_737);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_83;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_738 = _GEN_733 ? (_GEN_735 ? io_dmem_s1_kill_0_REG_81 : _GEN_736 ? io_dmem_s1_kill_0_REG_82 : _GEN_737 ? io_dmem_s1_kill_0_REG_83 : _GEN_731) : _GEN_731;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_44_0 = stq_20_bits_addr_valid & ~stq_20_bits_addr_is_virtual & stq_20_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_302 = 15'h1 << stq_20_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_306 = 15'h3 << {12'h0, stq_20_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_739 = {{8'hFF}, {stq_20_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_306[7:0]}, {_write_mask_mask_T_302[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_740 = do_ld_search_0 & stq_20_valid & lcam_st_dep_mask_0[20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_741 = lcam_mask_0 & _GEN_739[stq_20_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_742 = _GEN_741 == lcam_mask_0 & ~stq_20_bits_uop_is_fence & ~stq_20_bits_uop_is_amo & dword_addr_matches_44_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_84;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_743 = (|_GEN_741) & dword_addr_matches_44_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_85;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_744 = stq_20_bits_uop_is_fence | stq_20_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_20 = _GEN_740 & (_GEN_742 | _GEN_743 | _GEN_744);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_86;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_745 = _GEN_740 ? (_GEN_742 ? io_dmem_s1_kill_0_REG_84 : _GEN_743 ? io_dmem_s1_kill_0_REG_85 : _GEN_744 ? io_dmem_s1_kill_0_REG_86 : _GEN_738) : _GEN_738;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_45_0 = stq_21_bits_addr_valid & ~stq_21_bits_addr_is_virtual & stq_21_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_317 = 15'h1 << stq_21_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_321 = 15'h3 << {12'h0, stq_21_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_746 = {{8'hFF}, {stq_21_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_321[7:0]}, {_write_mask_mask_T_317[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_747 = do_ld_search_0 & stq_21_valid & lcam_st_dep_mask_0[21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_748 = lcam_mask_0 & _GEN_746[stq_21_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_749 = _GEN_748 == lcam_mask_0 & ~stq_21_bits_uop_is_fence & ~stq_21_bits_uop_is_amo & dword_addr_matches_45_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_87;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_750 = (|_GEN_748) & dword_addr_matches_45_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_88;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_751 = stq_21_bits_uop_is_fence | stq_21_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_21 = _GEN_747 & (_GEN_749 | _GEN_750 | _GEN_751);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_89;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_752 = _GEN_747 ? (_GEN_749 ? io_dmem_s1_kill_0_REG_87 : _GEN_750 ? io_dmem_s1_kill_0_REG_88 : _GEN_751 ? io_dmem_s1_kill_0_REG_89 : _GEN_745) : _GEN_745;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_46_0 = stq_22_bits_addr_valid & ~stq_22_bits_addr_is_virtual & stq_22_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_332 = 15'h1 << stq_22_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_336 = 15'h3 << {12'h0, stq_22_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_753 = {{8'hFF}, {stq_22_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_336[7:0]}, {_write_mask_mask_T_332[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_754 = do_ld_search_0 & stq_22_valid & lcam_st_dep_mask_0[22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_755 = lcam_mask_0 & _GEN_753[stq_22_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_756 = _GEN_755 == lcam_mask_0 & ~stq_22_bits_uop_is_fence & ~stq_22_bits_uop_is_amo & dword_addr_matches_46_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_90;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_757 = (|_GEN_755) & dword_addr_matches_46_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_91;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_758 = stq_22_bits_uop_is_fence | stq_22_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_22 = _GEN_754 & (_GEN_756 | _GEN_757 | _GEN_758);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_92;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  wire              _GEN_759 = _GEN_754 ? (_GEN_756 ? io_dmem_s1_kill_0_REG_90 : _GEN_757 ? io_dmem_s1_kill_0_REG_91 : _GEN_758 ? io_dmem_s1_kill_0_REG_92 : _GEN_752) : _GEN_752;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  wire              dword_addr_matches_47_0 = stq_23_bits_addr_valid & ~stq_23_bits_addr_is_virtual & stq_23_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1026:37, :1145:{31,60}, :1146:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_347 = 15'h1 << stq_23_bits_addr_bits[2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{48,55}]
  wire [14:0]       _write_mask_mask_T_351 = 15'h3 << {12'h0, stq_23_bits_addr_bits[2:1], 1'h0};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :1667:{48,56}]
  wire [3:0][7:0]   _GEN_760 = {{8'hFF}, {stq_23_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_351[7:0]}, {_write_mask_mask_T_347[7:0]}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1666:{26,48}, :1667:{26,48}, :1668:{26,41,46}, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_761 = do_ld_search_0 & stq_23_valid & lcam_st_dep_mask_0[23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :916:33, :1017:106, :1149:{45,67}]
  wire [7:0]        _GEN_762 = lcam_mask_0 & _GEN_760[stq_23_bits_uop_mem_size];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1150:30, :1666:26, :1667:26, :1668:26, src/main/scala/chisel3/util/Mux.scala:141:16]
  wire              _GEN_763 = _GEN_762 == lcam_mask_0 & ~stq_23_bits_uop_is_fence & ~stq_23_bits_uop_is_amo & dword_addr_matches_47_0 & can_forward_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1092:36, :1103:37, :1117:37, :1145:60, :1150:{30,44,65,84,123}, src/main/scala/chisel3/util/Mux.scala:141:16]
  reg               io_dmem_s1_kill_0_REG_93;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56]
  wire              _GEN_764 = (|_GEN_762) & dword_addr_matches_47_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1145:60, :1150:30, :1157:{51,60}]
  reg               io_dmem_s1_kill_0_REG_94;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
  wire              _GEN_765 = stq_23_bits_uop_is_fence | stq_23_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1163:37]
  wire              ldst_addr_matches_0_23 = _GEN_761 & (_GEN_763 | _GEN_764 | _GEN_765);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:{45,72}, :1150:123, :1151:9, :1152:46, :1157:60, :1158:9, :1159:46, :1163:37, :1164:9]
  reg               io_dmem_s1_kill_0_REG_95;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
  reg               REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1190:64]
  reg               REG_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1200:18]
  reg  [3:0]        store_blocked_counter;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1205:36]
  assign block_load_wakeup = (&store_blocked_counter) | REG_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1200:{18,80}, :1205:36, :1211:{33,43}, :1212:25]
  reg               r_xcpt_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1236:29]
  reg  [15:0]       r_xcpt_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
  reg  [6:0]        r_xcpt_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
  reg  [4:0]        r_xcpt_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
  reg  [39:0]       r_xcpt_badvaddr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
  wire              _io_core_spec_ld_wakeup_0_valid_output = fired_load_incoming_REG & ~mem_incoming_uop_0_fp_val & (|mem_incoming_uop_0_pdst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:895:51, :909:37, :1261:{40,69}, :1262:65]
  wire              _GEN_766 = io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1290:7]
  wire              _GEN_767 = hella_state == 3'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :1291:28, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _GEN_768 = hella_state == 3'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :1291:54, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _GEN_769 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1290:7]
  wire              _GEN_770 = _GEN_769 & io_dmem_nack_0_bits_uop_uses_ldq & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :1290:7, :1295:15]
  wire              _GEN_771 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :1296:62]
  wire              _GEN_772 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_773 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_774 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_775 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_776 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_777 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_778 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_779 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_780 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_781 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_782 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_783 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_784 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_785 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_786 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_787 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_788 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_789 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_790 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_791 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_792 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_793 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1296:62]
  wire              _GEN_794 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1296:62, generators/boom/src/main/scala/util/util.scala:205:25]
  assign nacking_loads_0 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_771;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_1 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_772;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_2 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_773;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_3 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_774;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_4 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_775;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_5 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_776;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_6 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_777;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_7 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_778;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_8 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_779;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_9 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_780;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_10 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_781;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_11 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_782;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_12 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_783;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_13 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_784;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_14 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_785;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_15 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_786;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_16 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_787;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_17 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_788;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_18 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_789;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_19 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_790;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_20 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_791;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_21 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_792;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_22 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_793;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  assign nacking_loads_23 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_794;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1287:5, :1290:7, :1294:7, :1296:62]
  wire              _GEN_795 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1311:7]
  wire              send_iresp = _GEN_178[io_dmem_resp_0_bits_uop_ldq_idx] == 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :464:79, :1314:58]
  wire              send_fresp = _GEN_178[io_dmem_resp_0_bits_uop_ldq_idx] == 2'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1314:58, :1315:58]
  wire              _GEN_796 = io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1282:33, :1331:7, :1334:48]
  wire              dmem_resp_fired_0 = io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq | _GEN_796);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1282:33, :1309:5, :1311:7, :1325:28, :1331:7, :1334:48]
  wire              _GEN_797 = dmem_resp_fired_0 & wb_forward_valid_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1065:36, :1282:33, :1309:5, :1311:7, :1346:30]
  wire              _GEN_798 = ~dmem_resp_fired_0 & wb_forward_valid_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1065:36, :1282:33, :1309:5, :1311:7, :1350:{18,38}]
  wire [15:0]       _GEN_799 = _GEN_109[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :1066:36, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [6:0]        _GEN_800 = _GEN_147[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1066:36, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [6:0]        _GEN_801 = _GEN_150[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1066:36, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [1:0]        size_1 = _GEN_111[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :1066:36, generators/boom/src/main/scala/util/util.scala:118:51]
  wire              _GEN_802 = _GEN_163[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1066:36, generators/boom/src/main/scala/util/util.scala:118:51]
  wire              _GEN_803 = _GEN_166[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1066:36, generators/boom/src/main/scala/util/util.scala:118:51]
  wire              _GEN_804 = _GEN_168[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1066:36, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [1:0]        _GEN_805 = _GEN_178[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1066:36, generators/boom/src/main/scala/util/util.scala:118:51]
  wire              live = (io_core_brupdate_b1_mispredict_mask & _GEN_799) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_806 = _GEN_90[wb_forward_stq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :1068:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
  wire [63:0]       _GEN_807 = _GEN_91[wb_forward_stq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :1068:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
  wire [3:0][63:0]  _GEN_808 = {{_GEN_807}, {{2{_GEN_807[31:0]}}}, {{2{{2{_GEN_807[15:0]}}}}}, {{2{{2{{2{_GEN_807[7:0]}}}}}}}};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8, :28:{13,19,32,62}]
  wire [63:0]       _GEN_809 = _GEN_808[_GEN_56[wb_forward_stq_idx_0]];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :1068:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8, :28:{13,19}]
  wire              _GEN_810 = _GEN_797 | ~_GEN_798;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1350:38, :1351:5]
  wire              _io_core_exe_0_iresp_valid_output = _GEN_810 ? io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq ? send_iresp : _GEN_796) : _GEN_805 == 2'h0 & _GEN_806 & live;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :1276:32, :1282:33, :1309:5, :1311:7, :1314:58, :1319:40, :1331:7, :1334:48, :1347:5, :1351:5, :1365:{60,86}, generators/boom/src/main/scala/util/util.scala:118:{51,59}, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
  wire              _io_core_exe_0_fresp_valid_output = _GEN_810 ? _GEN_795 & send_fresp : _GEN_805 == 2'h1 & _GEN_806 & live;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1278:32, :1309:5, :1311:7, :1315:58, :1321:40, :1347:5, :1351:5, :1366:{60,86}, generators/boom/src/main/scala/util/util.scala:118:{51,59}, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
  wire [31:0]       io_core_exe_0_iresp_bits_data_zeroed = wb_forward_ld_addr_0[2] ? _GEN_809[63:32] : _GEN_809[31:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1067:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13, :41:{24,29,37,55}]
  wire              _ldq_bits_debug_wb_data_T_1 = size_1 == 2'h2;	// @[generators/boom/src/main/scala/util/util.scala:118:51, :351:72, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:44:26]
  wire [15:0]       io_core_exe_0_iresp_bits_data_zeroed_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_iresp_bits_data_zeroed[31:16] : io_core_exe_0_iresp_bits_data_zeroed[15:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1067:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,29,37,55}]
  wire              _ldq_bits_debug_wb_data_T_10 = size_1 == 2'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1315:58, generators/boom/src/main/scala/util/util.scala:118:51, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:44:26]
  wire [7:0]        io_core_exe_0_iresp_bits_data_zeroed_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_iresp_bits_data_zeroed_1[15:8] : io_core_exe_0_iresp_bits_data_zeroed_1[7:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1067:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,29,37,55}]
  wire              _ldq_bits_debug_wb_data_T_19 = size_1 == 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, generators/boom/src/main/scala/util/util.scala:118:51, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:44:26]
  wire [31:0]       io_core_exe_0_fresp_bits_data_zeroed = wb_forward_ld_addr_0[2] ? _GEN_809[63:32] : _GEN_809[31:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1067:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13, :41:{24,29,37,55}]
  wire [15:0]       io_core_exe_0_fresp_bits_data_zeroed_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_fresp_bits_data_zeroed[31:16] : io_core_exe_0_fresp_bits_data_zeroed[15:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1067:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,29,37,55}]
  wire [7:0]        io_core_exe_0_fresp_bits_data_zeroed_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_fresp_bits_data_zeroed_1[15:8] : io_core_exe_0_fresp_bits_data_zeroed_1[7:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1067:36, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,29,37,55}]
  reg               io_core_ld_miss_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1383:37]
  reg               spec_ld_succeed_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1385:13]
  reg  [4:0]        spec_ld_succeed_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1387:56]
  wire [15:0]       _GEN_811 = io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_812 = io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_813 = io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_814 = io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_815 = io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_816 = io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_817 = io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_818 = io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_819 = io_core_brupdate_b1_mispredict_mask & stq_8_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_820 = io_core_brupdate_b1_mispredict_mask & stq_9_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_821 = io_core_brupdate_b1_mispredict_mask & stq_10_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_822 = io_core_brupdate_b1_mispredict_mask & stq_11_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_823 = io_core_brupdate_b1_mispredict_mask & stq_12_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_824 = io_core_brupdate_b1_mispredict_mask & stq_13_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_825 = io_core_brupdate_b1_mispredict_mask & stq_14_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_826 = io_core_brupdate_b1_mispredict_mask & stq_15_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_827 = io_core_brupdate_b1_mispredict_mask & stq_16_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_828 = io_core_brupdate_b1_mispredict_mask & stq_17_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_829 = io_core_brupdate_b1_mispredict_mask & stq_18_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_830 = io_core_brupdate_b1_mispredict_mask & stq_19_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_831 = io_core_brupdate_b1_mispredict_mask & stq_20_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_832 = io_core_brupdate_b1_mispredict_mask & stq_21_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_833 = io_core_brupdate_b1_mispredict_mask & stq_22_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [15:0]       _GEN_834 = io_core_brupdate_b1_mispredict_mask & stq_23_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:118:51]
  wire              commit_store = io_core_commit_valids_0 & io_core_commit_uops_0_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49]
  wire              commit_load = io_core_commit_valids_0 & io_core_commit_uops_0_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1455:49]
  wire [4:0]        idx = commit_store ? stq_commit_head : ldq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :217:29, :1454:49, :1456:18]
  wire              _GEN_835 = ~commit_store & commit_load & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :1454:49, :1455:49, :1458:5, :1461:14]
  wire              wrap_12 = stq_commit_head == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:217:29, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_836 = stq_commit_head + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:217:29, :304:44, generators/boom/src/main/scala/util/util.scala:206:28]
  wire [4:0]        _GEN_837 = commit_store ? (wrap_12 ? 5'h0 : _GEN_836) : stq_commit_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :217:29, :247:20, :1454:49, :1485:31, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  wire              wrap_13 = ldq_head == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_838 = ldq_head + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:206:28]
  wire [4:0]        _GEN_839 = commit_load ? (wrap_13 ? 5'h0 : _GEN_838) : ldq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20, :1455:49, :1489:31, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  wire              commit_store_1 = io_core_commit_valids_1 & io_core_commit_uops_1_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49]
  wire              commit_load_1 = io_core_commit_valids_1 & io_core_commit_uops_1_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1455:49]
  wire [4:0]        idx_1 = commit_store_1 ? _GEN_837 : _GEN_839;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1456:18, :1485:31, :1489:31]
  wire              _GEN_840 = ~commit_store_1 & commit_load_1 & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :1454:49, :1455:49, :1458:5, :1461:14]
  wire              wrap_14 = _GEN_837 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1485:31, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_841 = _GEN_837 + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1485:31, generators/boom/src/main/scala/util/util.scala:206:28]
  wire [4:0]        _GEN_842 = commit_store_1 ? (wrap_14 ? 5'h0 : _GEN_841) : _GEN_837;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :1454:49, :1485:31, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  wire              wrap_15 = _GEN_839 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1489:31, generators/boom/src/main/scala/util/util.scala:205:25]
  wire [4:0]        _GEN_843 = _GEN_839 + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1489:31, generators/boom/src/main/scala/util/util.scala:206:28]
  wire [4:0]        _GEN_844 = commit_load_1 ? (wrap_15 ? 5'h0 : _GEN_843) : _GEN_839;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :1455:49, :1489:31, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  wire              commit_store_2 = io_core_commit_valids_2 & io_core_commit_uops_2_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49]
  wire              commit_load_2 = io_core_commit_valids_2 & io_core_commit_uops_2_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1455:49]
  wire [4:0]        idx_2 = commit_store_2 ? _GEN_842 : _GEN_844;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1456:18, :1485:31, :1489:31]
  wire              _GEN_845 = ~commit_store_2 & commit_load_2 & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :1454:49, :1455:49, :1458:5, :1461:14]
  `ifndef SYNTHESIS	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10]
    wire        _GEN_846 = dis_ld_val & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :316:14]
    wire        _GEN_847 = ~dis_ld_val & dis_st_val & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :301:85, :303:5, :328:14]
    wire        _GEN_848 = dis_ld_val_1 & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :316:14]
    wire        _GEN_849 = ~dis_ld_val_1 & dis_st_val_1 & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :301:85, :303:5, :328:14]
    wire        _GEN_850 = dis_ld_val_2 & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :316:14]
    wire        _GEN_851 = ~dis_ld_val_2 & dis_st_val_2 & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :301:85, :303:5, :328:14]
    wire        _GEN_852 = mem_xcpt_valids_0 & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :668:32, :719:13]
    wire        _GEN_853 = ~will_fire_load_incoming_0_will_fire & ~will_fire_load_retry_0_will_fire & ~will_fire_store_commit_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :583:6, :767:39, :774:43, :781:45]
    wire        _GEN_854 = _GEN_853 & ~will_fire_load_wakeup_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :781:45, :795:44]
    wire        _GEN_855 = _GEN_795 & ~reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :1311:7, :1312:15]
    wire [31:0] _GEN_856 = {{ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_23_bits_forward_std_val}, {ldq_22_bits_forward_std_val}, {ldq_21_bits_forward_std_val}, {ldq_20_bits_forward_std_val}, {ldq_19_bits_forward_std_val}, {ldq_18_bits_forward_std_val}, {ldq_17_bits_forward_std_val}, {ldq_16_bits_forward_std_val}, {ldq_15_bits_forward_std_val}, {ldq_14_bits_forward_std_val}, {ldq_13_bits_forward_std_val}, {ldq_12_bits_forward_std_val}, {ldq_11_bits_forward_std_val}, {ldq_10_bits_forward_std_val}, {ldq_9_bits_forward_std_val}, {ldq_8_bits_forward_std_val}, {ldq_7_bits_forward_std_val}, {ldq_6_bits_forward_std_val}, {ldq_5_bits_forward_std_val}, {ldq_4_bits_forward_std_val}, {ldq_3_bits_forward_std_val}, {ldq_2_bits_forward_std_val}, {ldq_1_bits_forward_std_val}, {ldq_0_bits_forward_std_val}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1462:39]
    always @(posedge clock) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10]
      if (~reset & ~(io_core_brupdate_b2_mispredict | _GEN_4 | stq_head == stq_execute_head | stq_tail == stq_execute_head)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :216:29, :218:29, :222:{10,42}, :224:{20,41}, :225:20]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10]
          $error("Assertion failed: stq_execute_head got off track.\n    at lsu.scala:222 assert (io.core.brupdate.b2.mispredict ||\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10]
      end
      if (_GEN_846 & ldq_tail != io_core_dis_uops_0_bits_ldq_idx) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :316:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:316 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
      end
      if (_GEN_846 & _GEN_98[ldq_tail]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :304:44, :316:14, :317:14]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:317 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
      end
      if (_GEN_847 & stq_tail != io_core_dis_uops_0_bits_stq_idx) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, :328:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:328 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
      end
      if (_GEN_847 & _GEN_3[stq_tail]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, :222:42, :321:39, :328:14, :329:14]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:329 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
      end
      if (~reset & dis_ld_val & dis_st_val) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :301:85, :340:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:340 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
      end
      if (_GEN_848 & _GEN_99 != io_core_dis_uops_1_bits_ldq_idx) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:{14,26}, :332:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:316 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
      end
      if (_GEN_848 & _GEN_98[_GEN_99]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :316:14, :317:14, :332:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:317 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
      end
      if (_GEN_849 & _GEN_100 != io_core_dis_uops_1_bits_stq_idx) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:{14,26}, :337:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:328 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
      end
      if (_GEN_849 & _GEN_3[_GEN_100]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :321:39, :328:14, :329:14, :337:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:329 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
      end
      if (~reset & dis_ld_val_1 & dis_st_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :301:85, :340:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:340 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
      end
      if (_GEN_850 & _GEN_105 != io_core_dis_uops_2_bits_ldq_idx) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:{14,26}, :332:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:316 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:316:14]
      end
      if (_GEN_850 & _GEN_98[_GEN_105]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :316:14, :317:14, :332:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:317 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:317:14]
      end
      if (_GEN_851 & _GEN_106 != io_core_dis_uops_2_bits_stq_idx) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:{14,26}, :337:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:328 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:328:14]
      end
      if (_GEN_851 & _GEN_3[_GEN_106]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :321:39, :328:14, :329:14, :337:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:329 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:329:14]
      end
      if (~reset & dis_ld_val_2 & dis_st_val_2) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :300:85, :301:85, :340:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:340 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:340:11]
      end
      if (~reset & io_core_exe_0_req_valid & ~(_GEN_206 | will_fire_std_incoming_0_will_fire | will_fire_sfence_0_will_fire)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :535:61, :566:{11,34,93,151}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:566:11]
          $error("Assertion failed\n    at lsu.scala:566 assert(!(exe_req(w).valid && !(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) || will_fire_std_incoming(w) || will_fire_sfence(w))))\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:566:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:566:11]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:566:11]
      end
      if (~reset & ~_will_fire_store_commit_0_T_2 & exe_tlb_uop_0_is_fence) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :537:31, :575:25, :596:24, :683:12]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:683:12]
          $error("Assertion failed: Fence is pretending to talk to the TLB\n    at lsu.scala:683 assert (!(dtlb.io.req(w).valid && exe_tlb_uop(w).is_fence), \"Fence is pretending to talk to the TLB\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:683:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:683:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:683:12]
      end
      if (~reset & (will_fire_load_incoming_0_will_fire | will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire) & io_core_exe_0_req_bits_mxcpt_valid & ~_will_fire_store_commit_0_T_2 & ~(exe_tlb_uop_0_ctrl_is_load | exe_tlb_uop_0_ctrl_is_sta)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :535:61, :537:31, :575:25, :596:24, :684:{12,72}, :686:{5,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:684:12]
          $error("Assertion failed: A uop that's not a load or store-address is throwing a memory exception.\n    at lsu.scala:684 assert (!((will_fire_load_incoming(w) || will_fire_sta_incoming(w) || will_fire_stad_incoming(w)) &&\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:684:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:684:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:684:12]
      end
      if (~reset & ~(exe_tlb_paddr_0 == _dtlb_io_resp_0_paddr | io_core_exe_0_req_bits_sfence_valid)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :247:20, :710:40, :715:{12,30,56}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:715:12]
          $error("Assertion failed: [lsu] paddrs should match.\n    at lsu.scala:715 assert (exe_tlb_paddr(w) === dtlb.io.resp(w).paddr || exe_req(w).bits.sfence.valid, \"[lsu] paddrs should match.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:715:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:715:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:715:12]
      end
      if (_GEN_852 & ~REG) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:719:{13,21}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:719:13]
          $error("Assertion failed\n    at lsu.scala:719 assert(RegNext(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) ||\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:719:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:719:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:719:13]
      end
      if (_GEN_852 & (mem_xcpt_uops_0_uses_ldq ^ ~mem_xcpt_uops_0_uses_stq)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32, :719:13, :722:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:722:13]
          $error("Assertion failed\n    at lsu.scala:722 assert(mem_xcpt_uops(w).uses_ldq ^ mem_xcpt_uops(w).uses_stq)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:722:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:722:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:722:13]
      end
      if (will_fire_load_incoming_0_will_fire & ~reset & _GEN_113[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :263:49, :535:61, :773:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:773:13]
          $error("Assertion failed\n    at lsu.scala:773 assert(!ldq_incoming_e(w).bits.executed)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:773:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:773:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:773:13]
      end
      if (~will_fire_load_incoming_0_will_fire & will_fire_load_retry_0_will_fire & ~reset & _GEN_113[ldq_retry_idx]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :263:49, :414:30, :464:79, :535:61, :767:39, :780:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:780:13]
          $error("Assertion failed\n    at lsu.scala:780 assert(!ldq_retry_e.bits.executed)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:780:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:780:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:780:13]
      end
      if (_GEN_853 & will_fire_load_wakeup_0_will_fire & ~reset & ~(~_GEN_204 & ~_GEN_202)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :501:88, :504:31, :505:31, :535:61, :781:45, :802:{13,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:802:13]
          $error("Assertion failed\n    at lsu.scala:802 assert(!ldq_wakeup_e.bits.executed && !ldq_wakeup_e.bits.addr_is_virtual)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:802:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:802:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:802:13]
      end
      if (_GEN_854 & will_fire_hella_incoming_0_will_fire & ~reset & ~_GEN_2) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :535:61, :795:44, :804:{13,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:804:13]
          $error("Assertion failed\n    at lsu.scala:804 assert(hella_state === h_s1)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:804:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:804:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:804:13]
      end
      if (_GEN_854 & ~will_fire_hella_incoming_0_will_fire & will_fire_hella_wakeup_0_will_fire & ~reset & ~_GEN_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :535:61, :795:44, :803:47, :821:{13,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:821:13]
          $error("Assertion failed\n    at lsu.scala:821 assert(hella_state === h_replay)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:821:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:821:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:821:13]
      end
      if (_GEN_306 & ~reset & will_fire_load_incoming_0_will_fire & _GEN_112[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:10, :263:49, :535:61, :767:39, :774:43, :781:45, :845:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:845:13]
          $error("Assertion failed: [lsu] Incoming load is overwriting a valid address\n    at lsu.scala:845 assert(!(will_fire_load_incoming(w) && ldq_incoming_e(w).bits.addr.valid),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:845:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:845:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:845:13]
      end
      if (_GEN_308 & ~reset & will_fire_sta_incoming_0_will_fire & _GEN_87[io_core_exe_0_req_bits_uop_stq_idx]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:{10,42}, :263:49, :535:61, :849:67, :859:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:859:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid address\n    at lsu.scala:859 assert(!(will_fire_sta_incoming(w) && stq_incoming_e(w).bits.addr.valid),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:859:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:859:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:859:13]
      end
      if (_GEN_309 & ~reset & _GEN_90[sidx]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:{10,42}, :869:67, :871:21, :874:33, :878:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:878:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid data entry\n    at lsu.scala:878 assert(!(stq(sidx).bits.data.valid),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:878:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:878:13]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:878:13]
      end
      if (_GEN_766 & ~reset & ~(_GEN_767 | _GEN_768)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :1290:7, :1291:{15,28,39,54}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1291:15]
          $error("Assertion failed\n    at lsu.scala:1291 assert(hella_state === h_wait || hella_state === h_dead)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1291:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1291:15]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1291:15]
      end
      if (_GEN_770 & ~_GEN_113[io_dmem_nack_0_bits_uop_ldq_idx]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :1295:15]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1295:15]
          $error("Assertion failed\n    at lsu.scala:1295 assert(ldq(io.dmem.nack(w).bits.uop.ldq_idx).bits.executed)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1295:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1295:15]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1295:15]
      end
      if (_GEN_769 & ~io_dmem_nack_0_bits_uop_uses_ldq & ~reset & ~io_dmem_nack_0_bits_uop_uses_stq) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :1290:7, :1294:7, :1301:15]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1301:15]
          $error("Assertion failed\n    at lsu.scala:1301 assert(io.dmem.nack(w).bits.uop.uses_stq)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1301:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1301:15]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1301:15]
      end
      if (_GEN_855 & io_dmem_resp_0_bits_is_hella) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1312:15]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1312:15]
          $error("Assertion failed\n    at lsu.scala:1312 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1312:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1312:15]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1312:15]
      end
      if (_GEN_855 & (send_iresp ^ ~send_fresp)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1312:15, :1314:58, :1315:58, :1324:15]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1324:15]
          $error("Assertion failed\n    at lsu.scala:1324 assert(send_iresp ^ send_fresp)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1324:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1324:15]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1324:15]
      end
      if (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:10, :1311:7, :1332:15]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1332:15]
          $error("Assertion failed\n    at lsu.scala:1332 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1332:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1332:15]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1332:15]
      end
      if (~reset & (|_GEN_811) & stq_0_valid & stq_0_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_812) & stq_1_valid & stq_1_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_813) & stq_2_valid & stq_2_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_814) & stq_3_valid & stq_3_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_815) & stq_4_valid & stq_4_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_816) & stq_5_valid & stq_5_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_817) & stq_6_valid & stq_6_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_818) & stq_7_valid & stq_7_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_819) & stq_8_valid & stq_8_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_820) & stq_9_valid & stq_9_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_821) & stq_10_valid & stq_10_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_822) & stq_11_valid & stq_11_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_823) & stq_12_valid & stq_12_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_824) & stq_13_valid & stq_13_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_825) & stq_14_valid & stq_14_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_826) & stq_15_valid & stq_15_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_827) & stq_16_valid & stq_16_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_828) & stq_17_valid & stq_17_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_829) & stq_18_valid & stq_18_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_830) & stq_19_valid & stq_19_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_831) & stq_20_valid & stq_20_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_832) & stq_21_valid & stq_21_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_833) & stq_22_valid & stq_22_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (~reset & (|_GEN_834) & stq_23_valid & stq_23_bits_committed) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :222:10, :1419:12, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1419 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1419:12]
      end
      if (_GEN_835 & ~_GEN_98[idx]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1461:14]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1461 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
      end
      if (_GEN_835 & ~((_GEN_113[idx] | _GEN_856[idx]) & _GEN_205[idx])) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :501:88, :1456:18, :1461:14, :1462:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1462 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
      end
      if (_GEN_840 & ~_GEN_98[idx_1]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1461:14]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1461 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
      end
      if (_GEN_840 & ~((_GEN_113[idx_1] | _GEN_856[idx_1]) & _GEN_205[idx_1])) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :501:88, :1456:18, :1461:14, :1462:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1462 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
      end
      if (_GEN_845 & ~_GEN_98[idx_2]) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1461:14]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1461 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
      end
      if (_GEN_845 & ~((_GEN_113[idx_2] | _GEN_856[idx_2]) & _GEN_205[idx_2])) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :501:88, :1456:18, :1461:14, :1462:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1462 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
          $fatal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1462:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire              _GEN_857 = _GEN_58[stq_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :222:42, :1497:29]
  wire [31:0]       _GEN_858 = {{stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_23_bits_succeeded}, {stq_22_bits_succeeded}, {stq_21_bits_succeeded}, {stq_20_bits_succeeded}, {stq_19_bits_succeeded}, {stq_18_bits_succeeded}, {stq_17_bits_succeeded}, {stq_16_bits_succeeded}, {stq_15_bits_succeeded}, {stq_14_bits_succeeded}, {stq_13_bits_succeeded}, {stq_12_bits_succeeded}, {stq_11_bits_succeeded}, {stq_10_bits_succeeded}, {stq_9_bits_succeeded}, {stq_8_bits_succeeded}, {stq_7_bits_succeeded}, {stq_6_bits_succeeded}, {stq_5_bits_succeeded}, {stq_4_bits_succeeded}, {stq_3_bits_succeeded}, {stq_2_bits_succeeded}, {stq_1_bits_succeeded}, {stq_0_bits_succeeded}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1497:29]
  wire              _GEN_859 = _GEN_3[stq_head] & _GEN_93[stq_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :222:42, :1497:29]
  wire              _GEN_860 = _GEN_857 & ~io_dmem_ordered;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1497:29, :1499:{43,46}]
  assign store_needs_order = _GEN_859 & _GEN_860;	// @[generators/boom/src/main/scala/lsu/lsu.scala:406:35, :1497:29, :1498:3, :1499:{43,64}]
  wire              clear_store = _GEN_859 & (_GEN_857 ? io_dmem_ordered : _GEN_858[stq_head]);	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :257:33, :1497:29, :1498:3, :1503:{17,23}]
  wire              _io_hellacache_req_ready_output = hella_state == 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :1530:21]
  assign _GEN_0 = ~_io_hellacache_req_ready_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:517:42, :1530:{21,34}, :1536:38]
  wire              _GEN_861 = hella_state == 3'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :1551:19, :1553:28]
  wire              _GEN_862 = _io_hellacache_req_ready_output | _GEN_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:804:26, :1527:27, :1530:{21,34}, :1536:38, :1553:43]
  wire              _GEN_863 = hella_state == 3'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :1549:19, :1556:28]
  wire              _GEN_864 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1565:35]
  assign _GEN = ~(_io_hellacache_req_ready_output | _GEN_2 | _GEN_861 | _GEN_863 | _GEN_767);	// @[generators/boom/src/main/scala/lsu/lsu.scala:520:42, :804:26, :1291:28, :1530:{21,34}, :1536:38, :1553:{28,43}, :1556:{28,38}, :1563:40, :1579:42]
  wire [2:0]        _GEN_865 = _GEN_768 & _GEN_864 ? 3'h0 : hella_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :1291:54, :1565:35, :1585:40, :1587:69, :1588:21]
  wire [31:0]       _GEN_866 = 32'h1 << _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:259:71, :335:72, :337:21]
  wire [31:0]       _ldq_23_bits_st_dep_mask_T = 32'h1 << stq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :259:71]
  wire [23:0]       _GEN_867 = {24{~clear_store}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :259:33, :1498:3, :1503:17]
  wire [23:0]       _GEN_868 = (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & live_store_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :259:{33,65,71}]
  wire              _GEN_869 = dis_ld_val & ldq_tail == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :214:29, :247:20, :300:85, :303:5, :304:44]
  wire              _GEN_870 = dis_ld_val & ldq_tail == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_871 = dis_ld_val & ldq_tail == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_872 = dis_ld_val & ldq_tail == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_873 = dis_ld_val & ldq_tail == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_874 = dis_ld_val & ldq_tail == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_875 = dis_ld_val & ldq_tail == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_876 = dis_ld_val & ldq_tail == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_877 = dis_ld_val & ldq_tail == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_878 = dis_ld_val & ldq_tail == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_879 = dis_ld_val & ldq_tail == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_880 = dis_ld_val & ldq_tail == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_881 = dis_ld_val & ldq_tail == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_882 = dis_ld_val & ldq_tail == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_883 = dis_ld_val & ldq_tail == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_884 = dis_ld_val & ldq_tail == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_885 = dis_ld_val & ldq_tail == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_886 = dis_ld_val & ldq_tail == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_887 = dis_ld_val & ldq_tail == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_888 = dis_ld_val & ldq_tail == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_889 = dis_ld_val & ldq_tail == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_890 = dis_ld_val & ldq_tail == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_891 = dis_ld_val & ldq_tail == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44]
  wire              _GEN_892 = dis_ld_val & ldq_tail == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :214:29, :300:85, :303:5, :304:44, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_893 = dis_st_val & stq_tail == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :216:29, :247:20, :301:85, :320:5, :321:39]
  wire              _GEN_894 = dis_st_val & stq_tail == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_895 = dis_st_val & stq_tail == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_896 = dis_st_val & stq_tail == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_897 = dis_st_val & stq_tail == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_898 = dis_st_val & stq_tail == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_899 = dis_st_val & stq_tail == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_900 = dis_st_val & stq_tail == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_901 = dis_st_val & stq_tail == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_902 = dis_st_val & stq_tail == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_903 = dis_st_val & stq_tail == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_904 = dis_st_val & stq_tail == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_905 = dis_st_val & stq_tail == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_906 = dis_st_val & stq_tail == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_907 = dis_st_val & stq_tail == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_908 = dis_st_val & stq_tail == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_909 = dis_st_val & stq_tail == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_910 = dis_st_val & stq_tail == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_911 = dis_st_val & stq_tail == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_912 = dis_st_val & stq_tail == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_913 = dis_st_val & stq_tail == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_914 = dis_st_val & stq_tail == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_915 = dis_st_val & stq_tail == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :304:44, :320:5, :321:39]
  wire              _GEN_916 = dis_st_val & stq_tail == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :216:29, :301:85, :320:5, :321:39, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_917 = dis_ld_val | ~_GEN_893;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_918 = dis_ld_val | ~_GEN_894;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_919 = dis_ld_val | ~_GEN_895;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_920 = dis_ld_val | ~_GEN_896;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_921 = dis_ld_val | ~_GEN_897;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_922 = dis_ld_val | ~_GEN_898;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_923 = dis_ld_val | ~_GEN_899;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_924 = dis_ld_val | ~_GEN_900;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_925 = dis_ld_val | ~_GEN_901;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_926 = dis_ld_val | ~_GEN_902;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_927 = dis_ld_val | ~_GEN_903;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_928 = dis_ld_val | ~_GEN_904;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_929 = dis_ld_val | ~_GEN_905;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_930 = dis_ld_val | ~_GEN_906;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_931 = dis_ld_val | ~_GEN_907;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_932 = dis_ld_val | ~_GEN_908;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_933 = dis_ld_val | ~_GEN_909;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_934 = dis_ld_val | ~_GEN_910;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_935 = dis_ld_val | ~_GEN_911;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_936 = dis_ld_val | ~_GEN_912;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_937 = dis_ld_val | ~_GEN_913;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_938 = dis_ld_val | ~_GEN_914;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_939 = dis_ld_val | ~_GEN_915;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_940 = dis_ld_val | ~_GEN_916;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire [31:0]       _GEN_941 = 32'h1 << stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, :259:71, :335:72]
  wire [23:0]       _GEN_942 = {24{dis_st_val}} & _GEN_941[23:0] | _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:259:33, :301:85, :335:{31,72}]
  wire              _GEN_943 = _GEN_99 == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :304:44, :332:21]
  wire              _GEN_944 = _GEN_943 | _GEN_869;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_945 = _GEN_99 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_946 = _GEN_945 | _GEN_870;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_947 = _GEN_99 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_948 = _GEN_947 | _GEN_871;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_949 = _GEN_99 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_950 = _GEN_949 | _GEN_872;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_951 = _GEN_99 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_952 = _GEN_951 | _GEN_873;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_953 = _GEN_99 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_954 = _GEN_953 | _GEN_874;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_955 = _GEN_99 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_956 = _GEN_955 | _GEN_875;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_957 = _GEN_99 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_958 = _GEN_957 | _GEN_876;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_959 = _GEN_99 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_960 = _GEN_959 | _GEN_877;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_961 = _GEN_99 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_962 = _GEN_961 | _GEN_878;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_963 = _GEN_99 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_964 = _GEN_963 | _GEN_879;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_965 = _GEN_99 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_966 = _GEN_965 | _GEN_880;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_967 = _GEN_99 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_968 = _GEN_967 | _GEN_881;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_969 = _GEN_99 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_970 = _GEN_969 | _GEN_882;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_971 = _GEN_99 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_972 = _GEN_971 | _GEN_883;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_973 = _GEN_99 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_974 = _GEN_973 | _GEN_884;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_975 = _GEN_99 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_976 = _GEN_975 | _GEN_885;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_977 = _GEN_99 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_978 = _GEN_977 | _GEN_886;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_979 = _GEN_99 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_980 = _GEN_979 | _GEN_887;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_981 = _GEN_99 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_982 = _GEN_981 | _GEN_888;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_983 = _GEN_99 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_984 = _GEN_983 | _GEN_889;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_985 = _GEN_99 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_986 = _GEN_985 | _GEN_890;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_987 = _GEN_99 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21]
  wire              _GEN_988 = _GEN_987 | _GEN_891;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_989 = _GEN_99 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :332:21, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_990 = _GEN_989 | _GEN_892;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
  wire              _GEN_991 = dis_ld_val_1 & _GEN_943;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_992 = dis_ld_val_1 & _GEN_945;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_993 = dis_ld_val_1 & _GEN_947;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_994 = dis_ld_val_1 & _GEN_949;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_995 = dis_ld_val_1 & _GEN_951;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_996 = dis_ld_val_1 & _GEN_953;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_997 = dis_ld_val_1 & _GEN_955;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_998 = dis_ld_val_1 & _GEN_957;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_999 = dis_ld_val_1 & _GEN_959;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1000 = dis_ld_val_1 & _GEN_961;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1001 = dis_ld_val_1 & _GEN_963;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1002 = dis_ld_val_1 & _GEN_965;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1003 = dis_ld_val_1 & _GEN_967;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1004 = dis_ld_val_1 & _GEN_969;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1005 = dis_ld_val_1 & _GEN_971;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1006 = dis_ld_val_1 & _GEN_973;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1007 = dis_ld_val_1 & _GEN_975;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1008 = dis_ld_val_1 & _GEN_977;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1009 = dis_ld_val_1 & _GEN_979;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1010 = dis_ld_val_1 & _GEN_981;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1011 = dis_ld_val_1 & _GEN_983;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1012 = dis_ld_val_1 & _GEN_985;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1013 = dis_ld_val_1 & _GEN_987;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1014 = dis_ld_val_1 & _GEN_989;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :305:44]
  wire              _GEN_1015 = dis_st_val_1 & _GEN_100 == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :301:85, :303:5, :320:5, :321:39, :337:21]
  wire              _GEN_1016 = dis_st_val_1 & _GEN_100 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1017 = dis_st_val_1 & _GEN_100 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1018 = dis_st_val_1 & _GEN_100 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1019 = dis_st_val_1 & _GEN_100 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1020 = dis_st_val_1 & _GEN_100 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1021 = dis_st_val_1 & _GEN_100 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1022 = dis_st_val_1 & _GEN_100 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1023 = dis_st_val_1 & _GEN_100 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1024 = dis_st_val_1 & _GEN_100 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1025 = dis_st_val_1 & _GEN_100 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1026 = dis_st_val_1 & _GEN_100 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1027 = dis_st_val_1 & _GEN_100 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1028 = dis_st_val_1 & _GEN_100 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1029 = dis_st_val_1 & _GEN_100 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1030 = dis_st_val_1 & _GEN_100 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1031 = dis_st_val_1 & _GEN_100 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1032 = dis_st_val_1 & _GEN_100 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1033 = dis_st_val_1 & _GEN_100 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1034 = dis_st_val_1 & _GEN_100 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1035 = dis_st_val_1 & _GEN_100 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1036 = dis_st_val_1 & _GEN_100 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1037 = dis_st_val_1 & _GEN_100 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1038 = dis_st_val_1 & _GEN_100 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :320:5, :321:39, :337:21, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_1039 = dis_ld_val_1 | ~_GEN_1015;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1040 = dis_ld_val_1 | ~_GEN_1016;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1041 = dis_ld_val_1 | ~_GEN_1017;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1042 = dis_ld_val_1 | ~_GEN_1018;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1043 = dis_ld_val_1 | ~_GEN_1019;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1044 = dis_ld_val_1 | ~_GEN_1020;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1045 = dis_ld_val_1 | ~_GEN_1021;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1046 = dis_ld_val_1 | ~_GEN_1022;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1047 = dis_ld_val_1 | ~_GEN_1023;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1048 = dis_ld_val_1 | ~_GEN_1024;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1049 = dis_ld_val_1 | ~_GEN_1025;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1050 = dis_ld_val_1 | ~_GEN_1026;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1051 = dis_ld_val_1 | ~_GEN_1027;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1052 = dis_ld_val_1 | ~_GEN_1028;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1053 = dis_ld_val_1 | ~_GEN_1029;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1054 = dis_ld_val_1 | ~_GEN_1030;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1055 = dis_ld_val_1 | ~_GEN_1031;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1056 = dis_ld_val_1 | ~_GEN_1032;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1057 = dis_ld_val_1 | ~_GEN_1033;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1058 = dis_ld_val_1 | ~_GEN_1034;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1059 = dis_ld_val_1 | ~_GEN_1035;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1060 = dis_ld_val_1 | ~_GEN_1036;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1061 = dis_ld_val_1 | ~_GEN_1037;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1062 = dis_ld_val_1 | ~_GEN_1038;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire [31:0]       _GEN_1063 = 32'h1 << _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:259:71, :335:72, :337:21]
  wire [23:0]       _GEN_1064 = {24{dis_st_val_1}} & _GEN_1063[23:0] | _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :335:{31,72}]
  wire              _GEN_1065 = dis_ld_val_2 & _GEN_105 == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1066 = _GEN_1065 | (dis_ld_val_1 ? _GEN_944 | ldq_0_valid : _GEN_869 | ldq_0_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1067 = dis_ld_val_2 & _GEN_105 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1068 = _GEN_1067 | (dis_ld_val_1 ? _GEN_946 | ldq_1_valid : _GEN_870 | ldq_1_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1069 = dis_ld_val_2 & _GEN_105 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1070 = _GEN_1069 | (dis_ld_val_1 ? _GEN_948 | ldq_2_valid : _GEN_871 | ldq_2_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1071 = dis_ld_val_2 & _GEN_105 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1072 = _GEN_1071 | (dis_ld_val_1 ? _GEN_950 | ldq_3_valid : _GEN_872 | ldq_3_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1073 = dis_ld_val_2 & _GEN_105 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1074 = _GEN_1073 | (dis_ld_val_1 ? _GEN_952 | ldq_4_valid : _GEN_873 | ldq_4_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1075 = dis_ld_val_2 & _GEN_105 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1076 = _GEN_1075 | (dis_ld_val_1 ? _GEN_954 | ldq_5_valid : _GEN_874 | ldq_5_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1077 = dis_ld_val_2 & _GEN_105 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1078 = _GEN_1077 | (dis_ld_val_1 ? _GEN_956 | ldq_6_valid : _GEN_875 | ldq_6_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1079 = dis_ld_val_2 & _GEN_105 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1080 = _GEN_1079 | (dis_ld_val_1 ? _GEN_958 | ldq_7_valid : _GEN_876 | ldq_7_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1081 = dis_ld_val_2 & _GEN_105 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1082 = _GEN_1081 | (dis_ld_val_1 ? _GEN_960 | ldq_8_valid : _GEN_877 | ldq_8_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1083 = dis_ld_val_2 & _GEN_105 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1084 = _GEN_1083 | (dis_ld_val_1 ? _GEN_962 | ldq_9_valid : _GEN_878 | ldq_9_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1085 = dis_ld_val_2 & _GEN_105 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1086 = _GEN_1085 | (dis_ld_val_1 ? _GEN_964 | ldq_10_valid : _GEN_879 | ldq_10_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1087 = dis_ld_val_2 & _GEN_105 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1088 = _GEN_1087 | (dis_ld_val_1 ? _GEN_966 | ldq_11_valid : _GEN_880 | ldq_11_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1089 = dis_ld_val_2 & _GEN_105 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1090 = _GEN_1089 | (dis_ld_val_1 ? _GEN_968 | ldq_12_valid : _GEN_881 | ldq_12_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1091 = dis_ld_val_2 & _GEN_105 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1092 = _GEN_1091 | (dis_ld_val_1 ? _GEN_970 | ldq_13_valid : _GEN_882 | ldq_13_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1093 = dis_ld_val_2 & _GEN_105 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1094 = _GEN_1093 | (dis_ld_val_1 ? _GEN_972 | ldq_14_valid : _GEN_883 | ldq_14_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1095 = dis_ld_val_2 & _GEN_105 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1096 = _GEN_1095 | (dis_ld_val_1 ? _GEN_974 | ldq_15_valid : _GEN_884 | ldq_15_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1097 = dis_ld_val_2 & _GEN_105 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1098 = _GEN_1097 | (dis_ld_val_1 ? _GEN_976 | ldq_16_valid : _GEN_885 | ldq_16_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1099 = dis_ld_val_2 & _GEN_105 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1100 = _GEN_1099 | (dis_ld_val_1 ? _GEN_978 | ldq_17_valid : _GEN_886 | ldq_17_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1101 = dis_ld_val_2 & _GEN_105 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1102 = _GEN_1101 | (dis_ld_val_1 ? _GEN_980 | ldq_18_valid : _GEN_887 | ldq_18_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1103 = dis_ld_val_2 & _GEN_105 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1104 = _GEN_1103 | (dis_ld_val_1 ? _GEN_982 | ldq_19_valid : _GEN_888 | ldq_19_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1105 = dis_ld_val_2 & _GEN_105 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1106 = _GEN_1105 | (dis_ld_val_1 ? _GEN_984 | ldq_20_valid : _GEN_889 | ldq_20_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1107 = dis_ld_val_2 & _GEN_105 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1108 = _GEN_1107 | (dis_ld_val_1 ? _GEN_986 | ldq_21_valid : _GEN_890 | ldq_21_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1109 = dis_ld_val_2 & _GEN_105 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21]
  wire              _GEN_1110 = _GEN_1109 | (dis_ld_val_1 ? _GEN_988 | ldq_22_valid : _GEN_891 | ldq_22_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1111 = dis_ld_val_2 & _GEN_105 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :304:44, :332:21, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_1112 = _GEN_1111 | (dis_ld_val_1 ? _GEN_990 | ldq_23_valid : _GEN_892 | ldq_23_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44]
  wire              _GEN_1113 = ~_GEN_1065 & (dis_ld_val_1 ? ~_GEN_944 & ldq_0_bits_order_fail : ~_GEN_869 & ldq_0_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1114 = ~_GEN_1067 & (dis_ld_val_1 ? ~_GEN_946 & ldq_1_bits_order_fail : ~_GEN_870 & ldq_1_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1115 = ~_GEN_1069 & (dis_ld_val_1 ? ~_GEN_948 & ldq_2_bits_order_fail : ~_GEN_871 & ldq_2_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1116 = ~_GEN_1071 & (dis_ld_val_1 ? ~_GEN_950 & ldq_3_bits_order_fail : ~_GEN_872 & ldq_3_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1117 = ~_GEN_1073 & (dis_ld_val_1 ? ~_GEN_952 & ldq_4_bits_order_fail : ~_GEN_873 & ldq_4_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1118 = ~_GEN_1075 & (dis_ld_val_1 ? ~_GEN_954 & ldq_5_bits_order_fail : ~_GEN_874 & ldq_5_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1119 = ~_GEN_1077 & (dis_ld_val_1 ? ~_GEN_956 & ldq_6_bits_order_fail : ~_GEN_875 & ldq_6_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1120 = ~_GEN_1079 & (dis_ld_val_1 ? ~_GEN_958 & ldq_7_bits_order_fail : ~_GEN_876 & ldq_7_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1121 = ~_GEN_1081 & (dis_ld_val_1 ? ~_GEN_960 & ldq_8_bits_order_fail : ~_GEN_877 & ldq_8_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1122 = ~_GEN_1083 & (dis_ld_val_1 ? ~_GEN_962 & ldq_9_bits_order_fail : ~_GEN_878 & ldq_9_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1123 = ~_GEN_1085 & (dis_ld_val_1 ? ~_GEN_964 & ldq_10_bits_order_fail : ~_GEN_879 & ldq_10_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1124 = ~_GEN_1087 & (dis_ld_val_1 ? ~_GEN_966 & ldq_11_bits_order_fail : ~_GEN_880 & ldq_11_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1125 = ~_GEN_1089 & (dis_ld_val_1 ? ~_GEN_968 & ldq_12_bits_order_fail : ~_GEN_881 & ldq_12_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1126 = ~_GEN_1091 & (dis_ld_val_1 ? ~_GEN_970 & ldq_13_bits_order_fail : ~_GEN_882 & ldq_13_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1127 = ~_GEN_1093 & (dis_ld_val_1 ? ~_GEN_972 & ldq_14_bits_order_fail : ~_GEN_883 & ldq_14_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1128 = ~_GEN_1095 & (dis_ld_val_1 ? ~_GEN_974 & ldq_15_bits_order_fail : ~_GEN_884 & ldq_15_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1129 = ~_GEN_1097 & (dis_ld_val_1 ? ~_GEN_976 & ldq_16_bits_order_fail : ~_GEN_885 & ldq_16_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1130 = ~_GEN_1099 & (dis_ld_val_1 ? ~_GEN_978 & ldq_17_bits_order_fail : ~_GEN_886 & ldq_17_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1131 = ~_GEN_1101 & (dis_ld_val_1 ? ~_GEN_980 & ldq_18_bits_order_fail : ~_GEN_887 & ldq_18_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1132 = ~_GEN_1103 & (dis_ld_val_1 ? ~_GEN_982 & ldq_19_bits_order_fail : ~_GEN_888 & ldq_19_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1133 = ~_GEN_1105 & (dis_ld_val_1 ? ~_GEN_984 & ldq_20_bits_order_fail : ~_GEN_889 & ldq_20_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1134 = ~_GEN_1107 & (dis_ld_val_1 ? ~_GEN_986 & ldq_21_bits_order_fail : ~_GEN_890 & ldq_21_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1135 = ~_GEN_1109 & (dis_ld_val_1 ? ~_GEN_988 & ldq_22_bits_order_fail : ~_GEN_891 & ldq_22_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1136 = ~_GEN_1111 & (dis_ld_val_1 ? ~_GEN_990 & ldq_23_bits_order_fail : ~_GEN_892 & ldq_23_bits_order_fail);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :312:44]
  wire              _GEN_1137 = dis_st_val_2 & _GEN_106 == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :301:85, :303:5, :320:5, :321:39, :337:21]
  wire              _GEN_1138 = ~dis_ld_val_2 & _GEN_1137 | ~dis_ld_val_1 & _GEN_1015 | ~dis_ld_val & _GEN_893 | stq_0_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1139 = dis_st_val_2 & _GEN_106 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1140 = ~dis_ld_val_2 & _GEN_1139 | ~dis_ld_val_1 & _GEN_1016 | ~dis_ld_val & _GEN_894 | stq_1_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1141 = dis_st_val_2 & _GEN_106 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1142 = ~dis_ld_val_2 & _GEN_1141 | ~dis_ld_val_1 & _GEN_1017 | ~dis_ld_val & _GEN_895 | stq_2_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1143 = dis_st_val_2 & _GEN_106 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1144 = ~dis_ld_val_2 & _GEN_1143 | ~dis_ld_val_1 & _GEN_1018 | ~dis_ld_val & _GEN_896 | stq_3_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1145 = dis_st_val_2 & _GEN_106 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1146 = ~dis_ld_val_2 & _GEN_1145 | ~dis_ld_val_1 & _GEN_1019 | ~dis_ld_val & _GEN_897 | stq_4_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1147 = dis_st_val_2 & _GEN_106 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1148 = ~dis_ld_val_2 & _GEN_1147 | ~dis_ld_val_1 & _GEN_1020 | ~dis_ld_val & _GEN_898 | stq_5_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1149 = dis_st_val_2 & _GEN_106 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1150 = ~dis_ld_val_2 & _GEN_1149 | ~dis_ld_val_1 & _GEN_1021 | ~dis_ld_val & _GEN_899 | stq_6_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1151 = dis_st_val_2 & _GEN_106 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1152 = ~dis_ld_val_2 & _GEN_1151 | ~dis_ld_val_1 & _GEN_1022 | ~dis_ld_val & _GEN_900 | stq_7_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1153 = dis_st_val_2 & _GEN_106 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1154 = ~dis_ld_val_2 & _GEN_1153 | ~dis_ld_val_1 & _GEN_1023 | ~dis_ld_val & _GEN_901 | stq_8_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1155 = dis_st_val_2 & _GEN_106 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1156 = ~dis_ld_val_2 & _GEN_1155 | ~dis_ld_val_1 & _GEN_1024 | ~dis_ld_val & _GEN_902 | stq_9_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1157 = dis_st_val_2 & _GEN_106 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1158 = ~dis_ld_val_2 & _GEN_1157 | ~dis_ld_val_1 & _GEN_1025 | ~dis_ld_val & _GEN_903 | stq_10_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1159 = dis_st_val_2 & _GEN_106 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1160 = ~dis_ld_val_2 & _GEN_1159 | ~dis_ld_val_1 & _GEN_1026 | ~dis_ld_val & _GEN_904 | stq_11_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1161 = dis_st_val_2 & _GEN_106 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1162 = ~dis_ld_val_2 & _GEN_1161 | ~dis_ld_val_1 & _GEN_1027 | ~dis_ld_val & _GEN_905 | stq_12_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1163 = dis_st_val_2 & _GEN_106 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1164 = ~dis_ld_val_2 & _GEN_1163 | ~dis_ld_val_1 & _GEN_1028 | ~dis_ld_val & _GEN_906 | stq_13_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1165 = dis_st_val_2 & _GEN_106 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1166 = ~dis_ld_val_2 & _GEN_1165 | ~dis_ld_val_1 & _GEN_1029 | ~dis_ld_val & _GEN_907 | stq_14_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1167 = dis_st_val_2 & _GEN_106 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1168 = ~dis_ld_val_2 & _GEN_1167 | ~dis_ld_val_1 & _GEN_1030 | ~dis_ld_val & _GEN_908 | stq_15_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1169 = dis_st_val_2 & _GEN_106 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1170 = ~dis_ld_val_2 & _GEN_1169 | ~dis_ld_val_1 & _GEN_1031 | ~dis_ld_val & _GEN_909 | stq_16_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1171 = dis_st_val_2 & _GEN_106 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1172 = ~dis_ld_val_2 & _GEN_1171 | ~dis_ld_val_1 & _GEN_1032 | ~dis_ld_val & _GEN_910 | stq_17_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1173 = dis_st_val_2 & _GEN_106 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1174 = ~dis_ld_val_2 & _GEN_1173 | ~dis_ld_val_1 & _GEN_1033 | ~dis_ld_val & _GEN_911 | stq_18_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1175 = dis_st_val_2 & _GEN_106 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1176 = ~dis_ld_val_2 & _GEN_1175 | ~dis_ld_val_1 & _GEN_1034 | ~dis_ld_val & _GEN_912 | stq_19_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1177 = dis_st_val_2 & _GEN_106 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1178 = ~dis_ld_val_2 & _GEN_1177 | ~dis_ld_val_1 & _GEN_1035 | ~dis_ld_val & _GEN_913 | stq_20_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1179 = dis_st_val_2 & _GEN_106 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1180 = ~dis_ld_val_2 & _GEN_1179 | ~dis_ld_val_1 & _GEN_1036 | ~dis_ld_val & _GEN_914 | stq_21_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1181 = dis_st_val_2 & _GEN_106 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :304:44, :320:5, :321:39, :337:21]
  wire              _GEN_1182 = ~dis_ld_val_2 & _GEN_1181 | ~dis_ld_val_1 & _GEN_1037 | ~dis_ld_val & _GEN_915 | stq_22_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1183 = dis_st_val_2 & _GEN_106 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85, :303:5, :320:5, :321:39, :337:21, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_1184 = ~dis_ld_val_2 & _GEN_1183 | ~dis_ld_val_1 & _GEN_1038 | ~dis_ld_val & _GEN_916 | stq_23_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1185 = dis_ld_val_2 | ~_GEN_1137;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1186 = dis_ld_val_2 | ~_GEN_1139;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1187 = dis_ld_val_2 | ~_GEN_1141;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1188 = dis_ld_val_2 | ~_GEN_1143;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1189 = dis_ld_val_2 | ~_GEN_1145;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1190 = dis_ld_val_2 | ~_GEN_1147;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1191 = dis_ld_val_2 | ~_GEN_1149;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1192 = dis_ld_val_2 | ~_GEN_1151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1193 = dis_ld_val_2 | ~_GEN_1153;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1194 = dis_ld_val_2 | ~_GEN_1155;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1195 = dis_ld_val_2 | ~_GEN_1157;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1196 = dis_ld_val_2 | ~_GEN_1159;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1197 = dis_ld_val_2 | ~_GEN_1161;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1198 = dis_ld_val_2 | ~_GEN_1163;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1199 = dis_ld_val_2 | ~_GEN_1165;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1200 = dis_ld_val_2 | ~_GEN_1167;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1201 = dis_ld_val_2 | ~_GEN_1169;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1202 = dis_ld_val_2 | ~_GEN_1171;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1203 = dis_ld_val_2 | ~_GEN_1173;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1204 = dis_ld_val_2 | ~_GEN_1175;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1205 = dis_ld_val_2 | ~_GEN_1177;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1206 = dis_ld_val_2 | ~_GEN_1179;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1207 = dis_ld_val_2 | ~_GEN_1181;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1208 = dis_ld_val_2 | ~_GEN_1183;	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85, :303:5, :320:5, :321:39]
  wire              _GEN_1209 = _GEN_1185 & _GEN_1039 & _GEN_917 & stq_0_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1210 = _GEN_1186 & _GEN_1040 & _GEN_918 & stq_1_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1211 = _GEN_1187 & _GEN_1041 & _GEN_919 & stq_2_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1212 = _GEN_1188 & _GEN_1042 & _GEN_920 & stq_3_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1213 = _GEN_1189 & _GEN_1043 & _GEN_921 & stq_4_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1214 = _GEN_1190 & _GEN_1044 & _GEN_922 & stq_5_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1215 = _GEN_1191 & _GEN_1045 & _GEN_923 & stq_6_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1216 = _GEN_1192 & _GEN_1046 & _GEN_924 & stq_7_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1217 = _GEN_1193 & _GEN_1047 & _GEN_925 & stq_8_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1218 = _GEN_1194 & _GEN_1048 & _GEN_926 & stq_9_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1219 = _GEN_1195 & _GEN_1049 & _GEN_927 & stq_10_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1220 = _GEN_1196 & _GEN_1050 & _GEN_928 & stq_11_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1221 = _GEN_1197 & _GEN_1051 & _GEN_929 & stq_12_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1222 = _GEN_1198 & _GEN_1052 & _GEN_930 & stq_13_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1223 = _GEN_1199 & _GEN_1053 & _GEN_931 & stq_14_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1224 = _GEN_1200 & _GEN_1054 & _GEN_932 & stq_15_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1225 = _GEN_1201 & _GEN_1055 & _GEN_933 & stq_16_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1226 = _GEN_1202 & _GEN_1056 & _GEN_934 & stq_17_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1227 = _GEN_1203 & _GEN_1057 & _GEN_935 & stq_18_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1228 = _GEN_1204 & _GEN_1058 & _GEN_936 & stq_19_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1229 = _GEN_1205 & _GEN_1059 & _GEN_937 & stq_20_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1230 = _GEN_1206 & _GEN_1060 & _GEN_938 & stq_21_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1231 = _GEN_1207 & _GEN_1061 & _GEN_939 & stq_22_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              _GEN_1232 = _GEN_1208 & _GEN_1062 & _GEN_940 & stq_23_bits_committed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
  wire              ldq_retry_idx_block = (will_fire_load_wakeup_0_will_fire ? _GEN_207 : will_fire_load_incoming_0_will_fire ? _GEN_231 : _GEN_256) | p1_block_load_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_2 = ldq_0_bits_addr_valid & ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_1 = (will_fire_load_wakeup_0_will_fire ? _GEN_208 : will_fire_load_incoming_0_will_fire ? _GEN_232 : _GEN_258) | p1_block_load_mask_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_5 = ldq_1_bits_addr_valid & ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_2 = (will_fire_load_wakeup_0_will_fire ? _GEN_209 : will_fire_load_incoming_0_will_fire ? _GEN_233 : _GEN_260) | p1_block_load_mask_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_8 = ldq_2_bits_addr_valid & ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_3 = (will_fire_load_wakeup_0_will_fire ? _GEN_210 : will_fire_load_incoming_0_will_fire ? _GEN_234 : _GEN_262) | p1_block_load_mask_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_11 = ldq_3_bits_addr_valid & ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_4 = (will_fire_load_wakeup_0_will_fire ? _GEN_211 : will_fire_load_incoming_0_will_fire ? _GEN_235 : _GEN_264) | p1_block_load_mask_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_14 = ldq_4_bits_addr_valid & ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_5 = (will_fire_load_wakeup_0_will_fire ? _GEN_212 : will_fire_load_incoming_0_will_fire ? _GEN_236 : _GEN_266) | p1_block_load_mask_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_17 = ldq_5_bits_addr_valid & ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_6 = (will_fire_load_wakeup_0_will_fire ? _GEN_213 : will_fire_load_incoming_0_will_fire ? _GEN_237 : _GEN_268) | p1_block_load_mask_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_20 = ldq_6_bits_addr_valid & ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_7 = (will_fire_load_wakeup_0_will_fire ? _GEN_214 : will_fire_load_incoming_0_will_fire ? _GEN_238 : _GEN_270) | p1_block_load_mask_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_23 = ldq_7_bits_addr_valid & ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_8 = (will_fire_load_wakeup_0_will_fire ? _GEN_215 : will_fire_load_incoming_0_will_fire ? _GEN_239 : _GEN_272) | p1_block_load_mask_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_26 = ldq_8_bits_addr_valid & ldq_8_bits_addr_is_virtual & ~ldq_retry_idx_block_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_9 = (will_fire_load_wakeup_0_will_fire ? _GEN_216 : will_fire_load_incoming_0_will_fire ? _GEN_240 : _GEN_274) | p1_block_load_mask_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_29 = ldq_9_bits_addr_valid & ldq_9_bits_addr_is_virtual & ~ldq_retry_idx_block_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_10 = (will_fire_load_wakeup_0_will_fire ? _GEN_217 : will_fire_load_incoming_0_will_fire ? _GEN_241 : _GEN_276) | p1_block_load_mask_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_32 = ldq_10_bits_addr_valid & ldq_10_bits_addr_is_virtual & ~ldq_retry_idx_block_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_11 = (will_fire_load_wakeup_0_will_fire ? _GEN_218 : will_fire_load_incoming_0_will_fire ? _GEN_242 : _GEN_278) | p1_block_load_mask_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_35 = ldq_11_bits_addr_valid & ldq_11_bits_addr_is_virtual & ~ldq_retry_idx_block_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_12 = (will_fire_load_wakeup_0_will_fire ? _GEN_219 : will_fire_load_incoming_0_will_fire ? _GEN_243 : _GEN_280) | p1_block_load_mask_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_38 = ldq_12_bits_addr_valid & ldq_12_bits_addr_is_virtual & ~ldq_retry_idx_block_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_13 = (will_fire_load_wakeup_0_will_fire ? _GEN_220 : will_fire_load_incoming_0_will_fire ? _GEN_244 : _GEN_282) | p1_block_load_mask_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_41 = ldq_13_bits_addr_valid & ldq_13_bits_addr_is_virtual & ~ldq_retry_idx_block_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_14 = (will_fire_load_wakeup_0_will_fire ? _GEN_221 : will_fire_load_incoming_0_will_fire ? _GEN_245 : _GEN_284) | p1_block_load_mask_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_44 = ldq_14_bits_addr_valid & ldq_14_bits_addr_is_virtual & ~ldq_retry_idx_block_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_15 = (will_fire_load_wakeup_0_will_fire ? _GEN_222 : will_fire_load_incoming_0_will_fire ? _GEN_246 : _GEN_286) | p1_block_load_mask_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_47 = ldq_15_bits_addr_valid & ldq_15_bits_addr_is_virtual & ~ldq_retry_idx_block_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_16 = (will_fire_load_wakeup_0_will_fire ? _GEN_223 : will_fire_load_incoming_0_will_fire ? _GEN_247 : _GEN_288) | p1_block_load_mask_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_50 = ldq_16_bits_addr_valid & ldq_16_bits_addr_is_virtual & ~ldq_retry_idx_block_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_17 = (will_fire_load_wakeup_0_will_fire ? _GEN_224 : will_fire_load_incoming_0_will_fire ? _GEN_248 : _GEN_290) | p1_block_load_mask_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_53 = ldq_17_bits_addr_valid & ldq_17_bits_addr_is_virtual & ~ldq_retry_idx_block_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_18 = (will_fire_load_wakeup_0_will_fire ? _GEN_225 : will_fire_load_incoming_0_will_fire ? _GEN_249 : _GEN_292) | p1_block_load_mask_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_56 = ldq_18_bits_addr_valid & ldq_18_bits_addr_is_virtual & ~ldq_retry_idx_block_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_19 = (will_fire_load_wakeup_0_will_fire ? _GEN_226 : will_fire_load_incoming_0_will_fire ? _GEN_250 : _GEN_294) | p1_block_load_mask_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_59 = ldq_19_bits_addr_valid & ldq_19_bits_addr_is_virtual & ~ldq_retry_idx_block_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_20 = (will_fire_load_wakeup_0_will_fire ? _GEN_227 : will_fire_load_incoming_0_will_fire ? _GEN_251 : _GEN_296) | p1_block_load_mask_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_62 = ldq_20_bits_addr_valid & ldq_20_bits_addr_is_virtual & ~ldq_retry_idx_block_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_21 = (will_fire_load_wakeup_0_will_fire ? _GEN_228 : will_fire_load_incoming_0_will_fire ? _GEN_252 : _GEN_298) | p1_block_load_mask_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_65 = ldq_21_bits_addr_valid & ldq_21_bits_addr_is_virtual & ~ldq_retry_idx_block_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_22 = (will_fire_load_wakeup_0_will_fire ? _GEN_229 : will_fire_load_incoming_0_will_fire ? _GEN_253 : _GEN_300) | p1_block_load_mask_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _ldq_retry_idx_T_68 = ldq_22_bits_addr_valid & ldq_22_bits_addr_is_virtual & ~ldq_retry_idx_block_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}]
  wire              ldq_retry_idx_block_23 = (will_fire_load_wakeup_0_will_fire ? _GEN_230 : will_fire_load_incoming_0_will_fire ? _GEN_254 : _GEN_302) | p1_block_load_mask_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :416:36, :535:61, :568:37, :569:49, :570:46, :571:52, :572:43, :573:49]
  wire              _temp_bits_T = ldq_head == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_2 = ldq_head < 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_4 = ldq_head < 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_6 = ldq_head < 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_8 = ldq_head < 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_10 = ldq_head < 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_12 = ldq_head < 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_14 = ldq_head < 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_16 = ldq_head < 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_18 = ldq_head < 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_20 = ldq_head < 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_22 = ldq_head < 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_24 = ldq_head < 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_26 = ldq_head < 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_28 = ldq_head < 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_32 = ldq_head < 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_34 = ldq_head < 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_36 = ldq_head < 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_38 = ldq_head < 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_40 = ldq_head < 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_42 = ldq_head < 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _temp_bits_T_44 = ldq_head < 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, generators/boom/src/main/scala/util/util.scala:205:25, :351:72]
  wire              _temp_bits_T_46 = ldq_head[4:3] != 2'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, generators/boom/src/main/scala/util/util.scala:351:72]
  wire              _stq_retry_idx_T = stq_0_bits_addr_valid & stq_0_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_1 = stq_1_bits_addr_valid & stq_1_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_2 = stq_2_bits_addr_valid & stq_2_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_3 = stq_3_bits_addr_valid & stq_3_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_4 = stq_4_bits_addr_valid & stq_4_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_5 = stq_5_bits_addr_valid & stq_5_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_6 = stq_6_bits_addr_valid & stq_6_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_7 = stq_7_bits_addr_valid & stq_7_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_8 = stq_8_bits_addr_valid & stq_8_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_9 = stq_9_bits_addr_valid & stq_9_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_10 = stq_10_bits_addr_valid & stq_10_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_11 = stq_11_bits_addr_valid & stq_11_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_12 = stq_12_bits_addr_valid & stq_12_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_13 = stq_13_bits_addr_valid & stq_13_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_14 = stq_14_bits_addr_valid & stq_14_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_15 = stq_15_bits_addr_valid & stq_15_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_16 = stq_16_bits_addr_valid & stq_16_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_17 = stq_17_bits_addr_valid & stq_17_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_18 = stq_18_bits_addr_valid & stq_18_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_19 = stq_19_bits_addr_valid & stq_19_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_20 = stq_20_bits_addr_valid & stq_20_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_21 = stq_21_bits_addr_valid & stq_21_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _stq_retry_idx_T_22 = stq_22_bits_addr_valid & stq_22_bits_addr_is_virtual;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :423:18]
  wire              _ldq_wakeup_idx_T_7 = ldq_0_bits_addr_valid & ~ldq_0_bits_executed & ~ldq_0_bits_succeeded & ~ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_15 = ldq_1_bits_addr_valid & ~ldq_1_bits_executed & ~ldq_1_bits_succeeded & ~ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_23 = ldq_2_bits_addr_valid & ~ldq_2_bits_executed & ~ldq_2_bits_succeeded & ~ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_31 = ldq_3_bits_addr_valid & ~ldq_3_bits_executed & ~ldq_3_bits_succeeded & ~ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_39 = ldq_4_bits_addr_valid & ~ldq_4_bits_executed & ~ldq_4_bits_succeeded & ~ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_47 = ldq_5_bits_addr_valid & ~ldq_5_bits_executed & ~ldq_5_bits_succeeded & ~ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_55 = ldq_6_bits_addr_valid & ~ldq_6_bits_executed & ~ldq_6_bits_succeeded & ~ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_63 = ldq_7_bits_addr_valid & ~ldq_7_bits_executed & ~ldq_7_bits_succeeded & ~ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_71 = ldq_8_bits_addr_valid & ~ldq_8_bits_executed & ~ldq_8_bits_succeeded & ~ldq_8_bits_addr_is_virtual & ~ldq_retry_idx_block_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_79 = ldq_9_bits_addr_valid & ~ldq_9_bits_executed & ~ldq_9_bits_succeeded & ~ldq_9_bits_addr_is_virtual & ~ldq_retry_idx_block_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_87 = ldq_10_bits_addr_valid & ~ldq_10_bits_executed & ~ldq_10_bits_succeeded & ~ldq_10_bits_addr_is_virtual & ~ldq_retry_idx_block_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_95 = ldq_11_bits_addr_valid & ~ldq_11_bits_executed & ~ldq_11_bits_succeeded & ~ldq_11_bits_addr_is_virtual & ~ldq_retry_idx_block_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_103 = ldq_12_bits_addr_valid & ~ldq_12_bits_executed & ~ldq_12_bits_succeeded & ~ldq_12_bits_addr_is_virtual & ~ldq_retry_idx_block_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_111 = ldq_13_bits_addr_valid & ~ldq_13_bits_executed & ~ldq_13_bits_succeeded & ~ldq_13_bits_addr_is_virtual & ~ldq_retry_idx_block_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_119 = ldq_14_bits_addr_valid & ~ldq_14_bits_executed & ~ldq_14_bits_succeeded & ~ldq_14_bits_addr_is_virtual & ~ldq_retry_idx_block_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_127 = ldq_15_bits_addr_valid & ~ldq_15_bits_executed & ~ldq_15_bits_succeeded & ~ldq_15_bits_addr_is_virtual & ~ldq_retry_idx_block_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_135 = ldq_16_bits_addr_valid & ~ldq_16_bits_executed & ~ldq_16_bits_succeeded & ~ldq_16_bits_addr_is_virtual & ~ldq_retry_idx_block_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_143 = ldq_17_bits_addr_valid & ~ldq_17_bits_executed & ~ldq_17_bits_succeeded & ~ldq_17_bits_addr_is_virtual & ~ldq_retry_idx_block_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_151 = ldq_18_bits_addr_valid & ~ldq_18_bits_executed & ~ldq_18_bits_succeeded & ~ldq_18_bits_addr_is_virtual & ~ldq_retry_idx_block_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_159 = ldq_19_bits_addr_valid & ~ldq_19_bits_executed & ~ldq_19_bits_succeeded & ~ldq_19_bits_addr_is_virtual & ~ldq_retry_idx_block_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_167 = ldq_20_bits_addr_valid & ~ldq_20_bits_executed & ~ldq_20_bits_succeeded & ~ldq_20_bits_addr_is_virtual & ~ldq_retry_idx_block_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_175 = ldq_21_bits_addr_valid & ~ldq_21_bits_executed & ~ldq_21_bits_succeeded & ~ldq_21_bits_addr_is_virtual & ~ldq_retry_idx_block_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_183 = ldq_22_bits_addr_valid & ~ldq_22_bits_executed & ~ldq_22_bits_succeeded & ~ldq_22_bits_addr_is_virtual & ~ldq_retry_idx_block_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}]
  wire              ma_ld_0 = will_fire_load_incoming_0_will_fire & io_core_exe_0_req_bits_mxcpt_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :660:56]
  wire              ma_st_0 = _stq_idx_T & io_core_exe_0_req_bits_mxcpt_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:661:{56,87}]
  wire              pf_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :537:31, :575:25, :596:24, :662:75]
  wire              pf_st_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_st & _mem_xcpt_uops_WIRE_0_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :537:31, :575:25, :596:24, :663:75]
  wire              ae_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :537:31, :575:25, :596:24, :664:75]
  wire              dmem_req_fire_0 = dmem_req_0_valid & io_dmem_req_ready;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :767:39, :768:30, :774:43]
  wire [4:0]        ldq_idx = will_fire_load_incoming_0_will_fire ? io_core_exe_0_req_bits_uop_ldq_idx : ldq_retry_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:414:30, :535:61, :838:24]
  wire              _GEN_1233 = _GEN_306 & ldq_idx == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :247:20, :303:5, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1234 = _GEN_1233 | ~_GEN_1065 & (dis_ld_val_1 ? ~_GEN_944 & ldq_0_bits_addr_valid : ~_GEN_869 & ldq_0_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1235 = _GEN_306 & ldq_idx == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1236 = _GEN_1235 | ~_GEN_1067 & (dis_ld_val_1 ? ~_GEN_946 & ldq_1_bits_addr_valid : ~_GEN_870 & ldq_1_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1237 = _GEN_306 & ldq_idx == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1238 = _GEN_1237 | ~_GEN_1069 & (dis_ld_val_1 ? ~_GEN_948 & ldq_2_bits_addr_valid : ~_GEN_871 & ldq_2_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1239 = _GEN_306 & ldq_idx == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1240 = _GEN_1239 | ~_GEN_1071 & (dis_ld_val_1 ? ~_GEN_950 & ldq_3_bits_addr_valid : ~_GEN_872 & ldq_3_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1241 = _GEN_306 & ldq_idx == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1242 = _GEN_1241 | ~_GEN_1073 & (dis_ld_val_1 ? ~_GEN_952 & ldq_4_bits_addr_valid : ~_GEN_873 & ldq_4_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1243 = _GEN_306 & ldq_idx == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1244 = _GEN_1243 | ~_GEN_1075 & (dis_ld_val_1 ? ~_GEN_954 & ldq_5_bits_addr_valid : ~_GEN_874 & ldq_5_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1245 = _GEN_306 & ldq_idx == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1246 = _GEN_1245 | ~_GEN_1077 & (dis_ld_val_1 ? ~_GEN_956 & ldq_6_bits_addr_valid : ~_GEN_875 & ldq_6_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1247 = _GEN_306 & ldq_idx == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1248 = _GEN_1247 | ~_GEN_1079 & (dis_ld_val_1 ? ~_GEN_958 & ldq_7_bits_addr_valid : ~_GEN_876 & ldq_7_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1249 = _GEN_306 & ldq_idx == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1250 = _GEN_1249 | ~_GEN_1081 & (dis_ld_val_1 ? ~_GEN_960 & ldq_8_bits_addr_valid : ~_GEN_877 & ldq_8_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1251 = _GEN_306 & ldq_idx == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1252 = _GEN_1251 | ~_GEN_1083 & (dis_ld_val_1 ? ~_GEN_962 & ldq_9_bits_addr_valid : ~_GEN_878 & ldq_9_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1253 = _GEN_306 & ldq_idx == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1254 = _GEN_1253 | ~_GEN_1085 & (dis_ld_val_1 ? ~_GEN_964 & ldq_10_bits_addr_valid : ~_GEN_879 & ldq_10_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1255 = _GEN_306 & ldq_idx == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1256 = _GEN_1255 | ~_GEN_1087 & (dis_ld_val_1 ? ~_GEN_966 & ldq_11_bits_addr_valid : ~_GEN_880 & ldq_11_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1257 = _GEN_306 & ldq_idx == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1258 = _GEN_1257 | ~_GEN_1089 & (dis_ld_val_1 ? ~_GEN_968 & ldq_12_bits_addr_valid : ~_GEN_881 & ldq_12_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1259 = _GEN_306 & ldq_idx == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1260 = _GEN_1259 | ~_GEN_1091 & (dis_ld_val_1 ? ~_GEN_970 & ldq_13_bits_addr_valid : ~_GEN_882 & ldq_13_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1261 = _GEN_306 & ldq_idx == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1262 = _GEN_1261 | ~_GEN_1093 & (dis_ld_val_1 ? ~_GEN_972 & ldq_14_bits_addr_valid : ~_GEN_883 & ldq_14_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1263 = _GEN_306 & ldq_idx == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1264 = _GEN_1263 | ~_GEN_1095 & (dis_ld_val_1 ? ~_GEN_974 & ldq_15_bits_addr_valid : ~_GEN_884 & ldq_15_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1265 = _GEN_306 & ldq_idx == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1266 = _GEN_1265 | ~_GEN_1097 & (dis_ld_val_1 ? ~_GEN_976 & ldq_16_bits_addr_valid : ~_GEN_885 & ldq_16_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1267 = _GEN_306 & ldq_idx == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1268 = _GEN_1267 | ~_GEN_1099 & (dis_ld_val_1 ? ~_GEN_978 & ldq_17_bits_addr_valid : ~_GEN_886 & ldq_17_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1269 = _GEN_306 & ldq_idx == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1270 = _GEN_1269 | ~_GEN_1101 & (dis_ld_val_1 ? ~_GEN_980 & ldq_18_bits_addr_valid : ~_GEN_887 & ldq_18_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1271 = _GEN_306 & ldq_idx == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1272 = _GEN_1271 | ~_GEN_1103 & (dis_ld_val_1 ? ~_GEN_982 & ldq_19_bits_addr_valid : ~_GEN_888 & ldq_19_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1273 = _GEN_306 & ldq_idx == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1274 = _GEN_1273 | ~_GEN_1105 & (dis_ld_val_1 ? ~_GEN_984 & ldq_20_bits_addr_valid : ~_GEN_889 & ldq_20_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1275 = _GEN_306 & ldq_idx == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1276 = _GEN_1275 | ~_GEN_1107 & (dis_ld_val_1 ? ~_GEN_986 & ldq_21_bits_addr_valid : ~_GEN_890 & ldq_21_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1277 = _GEN_306 & ldq_idx == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :304:44, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45]
  wire              _GEN_1278 = _GEN_1277 | ~_GEN_1109 & (dis_ld_val_1 ? ~_GEN_988 & ldq_22_bits_addr_valid : ~_GEN_891 & ldq_22_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _GEN_1279 = _GEN_306 & ldq_idx == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :303:5, :767:39, :774:43, :781:45, :837:5, :838:24, :839:45, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_1280 = _GEN_1279 | ~_GEN_1111 & (dis_ld_val_1 ? ~_GEN_990 & ldq_23_bits_addr_valid : ~_GEN_892 & ldq_23_bits_addr_valid);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :837:5, :839:45]
  wire              _ldq_bits_addr_is_uncacheable_T_1 = ~_dtlb_io_resp_0_cacheable & ~exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :709:58, :712:43, :843:{71,74}]
  wire [4:0]        stq_idx = _stq_idx_T ? io_core_exe_0_req_bits_uop_stq_idx : stq_retry_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:421:30, :661:56, :851:24]
  wire              _GEN_1281 = _GEN_308 & stq_idx == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :303:5, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1282 = _GEN_1281 ? ~pf_st_0 : _GEN_1185 & _GEN_1039 & _GEN_917 & stq_0_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1283 = _GEN_308 & stq_idx == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1284 = _GEN_1283 ? ~pf_st_0 : _GEN_1186 & _GEN_1040 & _GEN_918 & stq_1_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1285 = _GEN_308 & stq_idx == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1286 = _GEN_1285 ? ~pf_st_0 : _GEN_1187 & _GEN_1041 & _GEN_919 & stq_2_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1287 = _GEN_308 & stq_idx == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1288 = _GEN_1287 ? ~pf_st_0 : _GEN_1188 & _GEN_1042 & _GEN_920 & stq_3_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1289 = _GEN_308 & stq_idx == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1290 = _GEN_1289 ? ~pf_st_0 : _GEN_1189 & _GEN_1043 & _GEN_921 & stq_4_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1291 = _GEN_308 & stq_idx == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1292 = _GEN_1291 ? ~pf_st_0 : _GEN_1190 & _GEN_1044 & _GEN_922 & stq_5_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1293 = _GEN_308 & stq_idx == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1294 = _GEN_1293 ? ~pf_st_0 : _GEN_1191 & _GEN_1045 & _GEN_923 & stq_6_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1295 = _GEN_308 & stq_idx == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1296 = _GEN_1295 ? ~pf_st_0 : _GEN_1192 & _GEN_1046 & _GEN_924 & stq_7_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1297 = _GEN_308 & stq_idx == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1298 = _GEN_1297 ? ~pf_st_0 : _GEN_1193 & _GEN_1047 & _GEN_925 & stq_8_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1299 = _GEN_308 & stq_idx == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1300 = _GEN_1299 ? ~pf_st_0 : _GEN_1194 & _GEN_1048 & _GEN_926 & stq_9_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1301 = _GEN_308 & stq_idx == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1302 = _GEN_1301 ? ~pf_st_0 : _GEN_1195 & _GEN_1049 & _GEN_927 & stq_10_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1303 = _GEN_308 & stq_idx == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1304 = _GEN_1303 ? ~pf_st_0 : _GEN_1196 & _GEN_1050 & _GEN_928 & stq_11_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1305 = _GEN_308 & stq_idx == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1306 = _GEN_1305 ? ~pf_st_0 : _GEN_1197 & _GEN_1051 & _GEN_929 & stq_12_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1307 = _GEN_308 & stq_idx == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1308 = _GEN_1307 ? ~pf_st_0 : _GEN_1198 & _GEN_1052 & _GEN_930 & stq_13_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1309 = _GEN_308 & stq_idx == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1310 = _GEN_1309 ? ~pf_st_0 : _GEN_1199 & _GEN_1053 & _GEN_931 & stq_14_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1311 = _GEN_308 & stq_idx == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1312 = _GEN_1311 ? ~pf_st_0 : _GEN_1200 & _GEN_1054 & _GEN_932 & stq_15_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1313 = _GEN_308 & stq_idx == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1314 = _GEN_1313 ? ~pf_st_0 : _GEN_1201 & _GEN_1055 & _GEN_933 & stq_16_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1315 = _GEN_308 & stq_idx == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1316 = _GEN_1315 ? ~pf_st_0 : _GEN_1202 & _GEN_1056 & _GEN_934 & stq_17_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1317 = _GEN_308 & stq_idx == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1318 = _GEN_1317 ? ~pf_st_0 : _GEN_1203 & _GEN_1057 & _GEN_935 & stq_18_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1319 = _GEN_308 & stq_idx == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1320 = _GEN_1319 ? ~pf_st_0 : _GEN_1204 & _GEN_1058 & _GEN_936 & stq_19_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1321 = _GEN_308 & stq_idx == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1322 = _GEN_1321 ? ~pf_st_0 : _GEN_1205 & _GEN_1059 & _GEN_937 & stq_20_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1323 = _GEN_308 & stq_idx == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1324 = _GEN_1323 ? ~pf_st_0 : _GEN_1206 & _GEN_1060 & _GEN_938 & stq_21_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1325 = _GEN_308 & stq_idx == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :849:67, :850:5, :851:24, :854:36]
  wire              _GEN_1326 = _GEN_1325 ? ~pf_st_0 : _GEN_1207 & _GEN_1061 & _GEN_939 & stq_22_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1327 = _GEN_308 & stq_idx == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :849:67, :850:5, :851:24, :854:36, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_1328 = _GEN_1327 ? ~pf_st_0 : _GEN_1208 & _GEN_1062 & _GEN_940 & stq_23_bits_addr_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :663:75, :850:5, :854:{36,39}]
  wire              _GEN_1329 = _GEN_309 & sidx == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :303:5, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1330 = _GEN_1329 | _GEN_1185 & _GEN_1039 & _GEN_917 & stq_0_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1331 = _GEN_309 & sidx == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1332 = _GEN_1331 | _GEN_1186 & _GEN_1040 & _GEN_918 & stq_1_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1333 = _GEN_309 & sidx == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1334 = _GEN_1333 | _GEN_1187 & _GEN_1041 & _GEN_919 & stq_2_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1335 = _GEN_309 & sidx == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1336 = _GEN_1335 | _GEN_1188 & _GEN_1042 & _GEN_920 & stq_3_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1337 = _GEN_309 & sidx == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1338 = _GEN_1337 | _GEN_1189 & _GEN_1043 & _GEN_921 & stq_4_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1339 = _GEN_309 & sidx == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1340 = _GEN_1339 | _GEN_1190 & _GEN_1044 & _GEN_922 & stq_5_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1341 = _GEN_309 & sidx == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1342 = _GEN_1341 | _GEN_1191 & _GEN_1045 & _GEN_923 & stq_6_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1343 = _GEN_309 & sidx == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1344 = _GEN_1343 | _GEN_1192 & _GEN_1046 & _GEN_924 & stq_7_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1345 = _GEN_309 & sidx == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1346 = _GEN_1345 | _GEN_1193 & _GEN_1047 & _GEN_925 & stq_8_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1347 = _GEN_309 & sidx == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1348 = _GEN_1347 | _GEN_1194 & _GEN_1048 & _GEN_926 & stq_9_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1349 = _GEN_309 & sidx == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1350 = _GEN_1349 | _GEN_1195 & _GEN_1049 & _GEN_927 & stq_10_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1351 = _GEN_309 & sidx == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1352 = _GEN_1351 | _GEN_1196 & _GEN_1050 & _GEN_928 & stq_11_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1353 = _GEN_309 & sidx == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1354 = _GEN_1353 | _GEN_1197 & _GEN_1051 & _GEN_929 & stq_12_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1355 = _GEN_309 & sidx == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1356 = _GEN_1355 | _GEN_1198 & _GEN_1052 & _GEN_930 & stq_13_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1357 = _GEN_309 & sidx == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1358 = _GEN_1357 | _GEN_1199 & _GEN_1053 & _GEN_931 & stq_14_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1359 = _GEN_309 & sidx == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1360 = _GEN_1359 | _GEN_1200 & _GEN_1054 & _GEN_932 & stq_15_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1361 = _GEN_309 & sidx == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1362 = _GEN_1361 | _GEN_1201 & _GEN_1055 & _GEN_933 & stq_16_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1363 = _GEN_309 & sidx == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1364 = _GEN_1363 | _GEN_1202 & _GEN_1056 & _GEN_934 & stq_17_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1365 = _GEN_309 & sidx == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1366 = _GEN_1365 | _GEN_1203 & _GEN_1057 & _GEN_935 & stq_18_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1367 = _GEN_309 & sidx == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1368 = _GEN_1367 | _GEN_1204 & _GEN_1058 & _GEN_936 & stq_19_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1369 = _GEN_309 & sidx == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1370 = _GEN_1369 | _GEN_1205 & _GEN_1059 & _GEN_937 & stq_20_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1371 = _GEN_309 & sidx == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1372 = _GEN_1371 | _GEN_1206 & _GEN_1060 & _GEN_938 & stq_21_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1373 = _GEN_309 & sidx == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44, :869:67, :870:5, :871:21, :874:33]
  wire              _GEN_1374 = _GEN_1373 | _GEN_1207 & _GEN_1061 & _GEN_939 & stq_22_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire              _GEN_1375 = _GEN_309 & sidx == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :869:67, :870:5, :871:21, :874:33, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_1376 = _GEN_1375 | _GEN_1208 & _GEN_1062 & _GEN_940 & stq_23_bits_data_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :870:5, :874:33]
  wire [63:0]       _stq_bits_data_bits_T_1 = _stq_bits_data_bits_T ? io_core_exe_0_req_bits_data : io_core_fp_stdata_bits_data;	// @[generators/boom/src/main/scala/lsu/lsu.scala:869:37, :875:39]
  wire              _fired_std_incoming_T = (io_core_brupdate_b1_mispredict_mask & io_core_exe_0_req_bits_uop_br_mask) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire [15:0]       _mem_stq_retry_e_out_valid_T = io_core_brupdate_b1_mispredict_mask & _GEN_198;	// @[generators/boom/src/main/scala/lsu/lsu.scala:477:79, generators/boom/src/main/scala/util/util.scala:118:51]
  wire [4:0]        l_forward_stq_idx = l_forwarders_0 ? wb_forward_stq_idx_0 : ldq_0_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1377 = ~ldq_0_bits_forward_std_val | l_forward_stq_idx != lcam_stq_idx_0 & (l_forward_stq_idx < lcam_stq_idx_0 ^ l_forward_stq_idx < ldq_0_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_0_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1378 = _GEN_314 & ~s1_executing_loads_0 & ldq_0_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_24 = ~_GEN_312 & (_GEN_317 ? _GEN_1377 : _GEN_318 & searcher_is_older & _GEN_1378);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_1 = l_forwarders_1_0 ? wb_forward_stq_idx_0 : ldq_1_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1379 = ~ldq_1_bits_forward_std_val | l_forward_stq_idx_1 != lcam_stq_idx_0 & (l_forward_stq_idx_1 < lcam_stq_idx_0 ^ l_forward_stq_idx_1 < ldq_1_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_1_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1380 = _GEN_348 & ~s1_executing_loads_1 & ldq_1_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_25 = ~_GEN_346 & (_GEN_350 ? _GEN_1379 : _GEN_351 & searcher_is_older_1 & _GEN_1380);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_2 = l_forwarders_2_0 ? wb_forward_stq_idx_0 : ldq_2_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1381 = ~ldq_2_bits_forward_std_val | l_forward_stq_idx_2 != lcam_stq_idx_0 & (l_forward_stq_idx_2 < lcam_stq_idx_0 ^ l_forward_stq_idx_2 < ldq_2_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_2_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1382 = _GEN_359 & ~s1_executing_loads_2 & ldq_2_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_26 = ~_GEN_357 & (_GEN_361 ? _GEN_1381 : _GEN_362 & searcher_is_older_2 & _GEN_1382);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_3 = l_forwarders_3_0 ? wb_forward_stq_idx_0 : ldq_3_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1383 = ~ldq_3_bits_forward_std_val | l_forward_stq_idx_3 != lcam_stq_idx_0 & (l_forward_stq_idx_3 < lcam_stq_idx_0 ^ l_forward_stq_idx_3 < ldq_3_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_3_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1384 = _GEN_370 & ~s1_executing_loads_3 & ldq_3_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_27 = ~_GEN_368 & (_GEN_372 ? _GEN_1383 : _GEN_373 & searcher_is_older_3 & _GEN_1384);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_4 = l_forwarders_4_0 ? wb_forward_stq_idx_0 : ldq_4_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1385 = ~ldq_4_bits_forward_std_val | l_forward_stq_idx_4 != lcam_stq_idx_0 & (l_forward_stq_idx_4 < lcam_stq_idx_0 ^ l_forward_stq_idx_4 < ldq_4_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_4_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1386 = _GEN_381 & ~s1_executing_loads_4 & ldq_4_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_28 = ~_GEN_379 & (_GEN_383 ? _GEN_1385 : _GEN_384 & searcher_is_older_4 & _GEN_1386);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_5 = l_forwarders_5_0 ? wb_forward_stq_idx_0 : ldq_5_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1387 = ~ldq_5_bits_forward_std_val | l_forward_stq_idx_5 != lcam_stq_idx_0 & (l_forward_stq_idx_5 < lcam_stq_idx_0 ^ l_forward_stq_idx_5 < ldq_5_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_5_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1388 = _GEN_392 & ~s1_executing_loads_5 & ldq_5_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_29 = ~_GEN_390 & (_GEN_394 ? _GEN_1387 : _GEN_395 & searcher_is_older_5 & _GEN_1388);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_6 = l_forwarders_6_0 ? wb_forward_stq_idx_0 : ldq_6_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1389 = ~ldq_6_bits_forward_std_val | l_forward_stq_idx_6 != lcam_stq_idx_0 & (l_forward_stq_idx_6 < lcam_stq_idx_0 ^ l_forward_stq_idx_6 < ldq_6_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_6_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1390 = _GEN_403 & ~s1_executing_loads_6 & ldq_6_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_30 = ~_GEN_401 & (_GEN_405 ? _GEN_1389 : _GEN_406 & searcher_is_older_6 & _GEN_1390);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_7 = l_forwarders_7_0 ? wb_forward_stq_idx_0 : ldq_7_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1391 = ~ldq_7_bits_forward_std_val | l_forward_stq_idx_7 != lcam_stq_idx_0 & (l_forward_stq_idx_7 < lcam_stq_idx_0 ^ l_forward_stq_idx_7 < ldq_7_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_7_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1392 = _GEN_414 & ~s1_executing_loads_7 & ldq_7_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_31 = ~_GEN_412 & (_GEN_416 ? _GEN_1391 : _GEN_417 & searcher_is_older_7 & _GEN_1392);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_8 = l_forwarders_8_0 ? wb_forward_stq_idx_0 : ldq_8_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1393 = ~ldq_8_bits_forward_std_val | l_forward_stq_idx_8 != lcam_stq_idx_0 & (l_forward_stq_idx_8 < lcam_stq_idx_0 ^ l_forward_stq_idx_8 < ldq_8_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_8_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1394 = _GEN_425 & ~s1_executing_loads_8 & ldq_8_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_32 = ~_GEN_423 & (_GEN_427 ? _GEN_1393 : _GEN_428 & searcher_is_older_8 & _GEN_1394);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_9 = l_forwarders_9_0 ? wb_forward_stq_idx_0 : ldq_9_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1395 = ~ldq_9_bits_forward_std_val | l_forward_stq_idx_9 != lcam_stq_idx_0 & (l_forward_stq_idx_9 < lcam_stq_idx_0 ^ l_forward_stq_idx_9 < ldq_9_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_9_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1396 = _GEN_436 & ~s1_executing_loads_9 & ldq_9_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_33 = ~_GEN_434 & (_GEN_438 ? _GEN_1395 : _GEN_439 & searcher_is_older_9 & _GEN_1396);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_10 = l_forwarders_10_0 ? wb_forward_stq_idx_0 : ldq_10_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1397 = ~ldq_10_bits_forward_std_val | l_forward_stq_idx_10 != lcam_stq_idx_0 & (l_forward_stq_idx_10 < lcam_stq_idx_0 ^ l_forward_stq_idx_10 < ldq_10_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_10_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1398 = _GEN_447 & ~s1_executing_loads_10 & ldq_10_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_34 = ~_GEN_445 & (_GEN_449 ? _GEN_1397 : _GEN_450 & searcher_is_older_10 & _GEN_1398);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_11 = l_forwarders_11_0 ? wb_forward_stq_idx_0 : ldq_11_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1399 = ~ldq_11_bits_forward_std_val | l_forward_stq_idx_11 != lcam_stq_idx_0 & (l_forward_stq_idx_11 < lcam_stq_idx_0 ^ l_forward_stq_idx_11 < ldq_11_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_11_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1400 = _GEN_458 & ~s1_executing_loads_11 & ldq_11_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_35 = ~_GEN_456 & (_GEN_460 ? _GEN_1399 : _GEN_461 & searcher_is_older_11 & _GEN_1400);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_12 = l_forwarders_12_0 ? wb_forward_stq_idx_0 : ldq_12_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1401 = ~ldq_12_bits_forward_std_val | l_forward_stq_idx_12 != lcam_stq_idx_0 & (l_forward_stq_idx_12 < lcam_stq_idx_0 ^ l_forward_stq_idx_12 < ldq_12_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_12_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1402 = _GEN_469 & ~s1_executing_loads_12 & ldq_12_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_36 = ~_GEN_467 & (_GEN_471 ? _GEN_1401 : _GEN_472 & searcher_is_older_12 & _GEN_1402);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_13 = l_forwarders_13_0 ? wb_forward_stq_idx_0 : ldq_13_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1403 = ~ldq_13_bits_forward_std_val | l_forward_stq_idx_13 != lcam_stq_idx_0 & (l_forward_stq_idx_13 < lcam_stq_idx_0 ^ l_forward_stq_idx_13 < ldq_13_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_13_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1404 = _GEN_480 & ~s1_executing_loads_13 & ldq_13_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_37 = ~_GEN_478 & (_GEN_482 ? _GEN_1403 : _GEN_483 & searcher_is_older_13 & _GEN_1404);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_14 = l_forwarders_14_0 ? wb_forward_stq_idx_0 : ldq_14_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1405 = ~ldq_14_bits_forward_std_val | l_forward_stq_idx_14 != lcam_stq_idx_0 & (l_forward_stq_idx_14 < lcam_stq_idx_0 ^ l_forward_stq_idx_14 < ldq_14_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_14_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1406 = _GEN_491 & ~s1_executing_loads_14 & ldq_14_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_38 = ~_GEN_489 & (_GEN_493 ? _GEN_1405 : _GEN_494 & searcher_is_older_14 & _GEN_1406);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_15 = l_forwarders_15_0 ? wb_forward_stq_idx_0 : ldq_15_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1407 = ~ldq_15_bits_forward_std_val | l_forward_stq_idx_15 != lcam_stq_idx_0 & (l_forward_stq_idx_15 < lcam_stq_idx_0 ^ l_forward_stq_idx_15 < ldq_15_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_15_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1408 = _GEN_502 & ~s1_executing_loads_15 & ldq_15_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_39 = ~_GEN_500 & (_GEN_504 ? _GEN_1407 : _GEN_505 & searcher_is_older_15 & _GEN_1408);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_16 = l_forwarders_16_0 ? wb_forward_stq_idx_0 : ldq_16_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1409 = ~ldq_16_bits_forward_std_val | l_forward_stq_idx_16 != lcam_stq_idx_0 & (l_forward_stq_idx_16 < lcam_stq_idx_0 ^ l_forward_stq_idx_16 < ldq_16_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_16_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1410 = _GEN_513 & ~s1_executing_loads_16 & ldq_16_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_40 = ~_GEN_511 & (_GEN_515 ? _GEN_1409 : _GEN_516 & searcher_is_older_16 & _GEN_1410);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_17 = l_forwarders_17_0 ? wb_forward_stq_idx_0 : ldq_17_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1411 = ~ldq_17_bits_forward_std_val | l_forward_stq_idx_17 != lcam_stq_idx_0 & (l_forward_stq_idx_17 < lcam_stq_idx_0 ^ l_forward_stq_idx_17 < ldq_17_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_17_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1412 = _GEN_524 & ~s1_executing_loads_17 & ldq_17_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_41 = ~_GEN_522 & (_GEN_526 ? _GEN_1411 : _GEN_527 & searcher_is_older_17 & _GEN_1412);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_18 = l_forwarders_18_0 ? wb_forward_stq_idx_0 : ldq_18_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1413 = ~ldq_18_bits_forward_std_val | l_forward_stq_idx_18 != lcam_stq_idx_0 & (l_forward_stq_idx_18 < lcam_stq_idx_0 ^ l_forward_stq_idx_18 < ldq_18_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_18_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1414 = _GEN_535 & ~s1_executing_loads_18 & ldq_18_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_42 = ~_GEN_533 & (_GEN_537 ? _GEN_1413 : _GEN_538 & searcher_is_older_18 & _GEN_1414);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_19 = l_forwarders_19_0 ? wb_forward_stq_idx_0 : ldq_19_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1415 = ~ldq_19_bits_forward_std_val | l_forward_stq_idx_19 != lcam_stq_idx_0 & (l_forward_stq_idx_19 < lcam_stq_idx_0 ^ l_forward_stq_idx_19 < ldq_19_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_19_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1416 = _GEN_546 & ~s1_executing_loads_19 & ldq_19_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_43 = ~_GEN_544 & (_GEN_548 ? _GEN_1415 : _GEN_549 & searcher_is_older_19 & _GEN_1416);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_20 = l_forwarders_20_0 ? wb_forward_stq_idx_0 : ldq_20_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1417 = ~ldq_20_bits_forward_std_val | l_forward_stq_idx_20 != lcam_stq_idx_0 & (l_forward_stq_idx_20 < lcam_stq_idx_0 ^ l_forward_stq_idx_20 < ldq_20_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_20_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1418 = _GEN_557 & ~s1_executing_loads_20 & ldq_20_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_44 = ~_GEN_555 & (_GEN_559 ? _GEN_1417 : _GEN_560 & searcher_is_older_20 & _GEN_1418);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_21 = l_forwarders_21_0 ? wb_forward_stq_idx_0 : ldq_21_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1419 = ~ldq_21_bits_forward_std_val | l_forward_stq_idx_21 != lcam_stq_idx_0 & (l_forward_stq_idx_21 < lcam_stq_idx_0 ^ l_forward_stq_idx_21 < ldq_21_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_21_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1420 = _GEN_568 & ~s1_executing_loads_21 & ldq_21_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_45 = ~_GEN_566 & (_GEN_570 ? _GEN_1419 : _GEN_571 & searcher_is_older_21 & _GEN_1420);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_22 = l_forwarders_22_0 ? wb_forward_stq_idx_0 : ldq_22_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1421 = ~ldq_22_bits_forward_std_val | l_forward_stq_idx_22 != lcam_stq_idx_0 & (l_forward_stq_idx_22 < lcam_stq_idx_0 ^ l_forward_stq_idx_22 < ldq_22_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_22_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1422 = _GEN_579 & ~s1_executing_loads_22 & ldq_22_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_46 = ~_GEN_577 & (_GEN_581 ? _GEN_1421 : _GEN_582 & searcher_is_older_22 & _GEN_1422);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire [4:0]        l_forward_stq_idx_23 = l_forwarders_23_0 ? wb_forward_stq_idx_0 : ldq_23_bits_forward_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36, :1076:63, :1078:32]
  wire              _GEN_1423 = ~ldq_23_bits_forward_std_val | l_forward_stq_idx_23 != lcam_stq_idx_0 & (l_forward_stq_idx_23 < lcam_stq_idx_0 ^ l_forward_stq_idx_23 < ldq_23_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_23_bits_youngest_stq_idx);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1041:26, :1078:32, :1107:{15,39}, :1108:{31,52}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire              _GEN_1424 = _GEN_590 & ~s1_executing_loads_23 & ldq_23_bits_observed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1057:35, :1099:57, :1121:{17,40}]
  wire              _temp_bits_WIRE_1_47 = ~_GEN_588 & (_GEN_592 ? _GEN_1423 : _GEN_593 & searcher_is_older_23 & _GEN_1424);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1425 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & ~(|lcam_ldq_idx_0))) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & ~(|lcam_ldq_idx_0))) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & ~(|lcam_ldq_idx_0))) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & ~(|lcam_ldq_idx_0))) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & ~(|lcam_ldq_idx_0))) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & ~(|lcam_ldq_idx_0))) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & ~(|lcam_ldq_idx_0))) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & ~(|lcam_ldq_idx_0))) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & ~(|lcam_ldq_idx_0))) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & ~(|lcam_ldq_idx_0))) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & ~(|lcam_ldq_idx_0))) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & ~(|lcam_ldq_idx_0))) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & ~(|lcam_ldq_idx_0))) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & ~(|lcam_ldq_idx_0))) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & ~(|lcam_ldq_idx_0))) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & ~(|lcam_ldq_idx_0))) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & ~(|lcam_ldq_idx_0))) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & ~(|lcam_ldq_idx_0))) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & ~(|lcam_ldq_idx_0))) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & ~(|lcam_ldq_idx_0))) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & ~(|lcam_ldq_idx_0))) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & ~(|lcam_ldq_idx_0))) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & ~(|lcam_ldq_idx_0))) & s1_executing_loads_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48]
  wire              _GEN_1426 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_321)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_321)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_321)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_321)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_321)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_321)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_321)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_321)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_321)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_321)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_321)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_321)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_321)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_321)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_321)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_321)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_321)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_321)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_321)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_321)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_321)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_321)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_321)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_321)) & s1_executing_loads_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1427 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_322)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_322)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_322)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_322)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_322)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_322)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_322)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_322)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_322)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_322)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_322)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_322)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_322)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_322)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_322)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_322)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_322)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_322)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_322)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_322)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_322)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_322)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_322)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_322)) & s1_executing_loads_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1428 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_323)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_323)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_323)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_323)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_323)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_323)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_323)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_323)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_323)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_323)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_323)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_323)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_323)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_323)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_323)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_323)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_323)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_323)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_323)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_323)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_323)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_323)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_323)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_323)) & s1_executing_loads_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1429 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_324)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_324)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_324)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_324)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_324)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_324)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_324)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_324)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_324)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_324)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_324)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_324)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_324)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_324)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_324)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_324)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_324)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_324)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_324)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_324)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_324)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_324)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_324)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_324)) & s1_executing_loads_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1430 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_325)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_325)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_325)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_325)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_325)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_325)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_325)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_325)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_325)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_325)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_325)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_325)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_325)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_325)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_325)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_325)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_325)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_325)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_325)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_325)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_325)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_325)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_325)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_325)) & s1_executing_loads_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1431 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_326)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_326)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_326)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_326)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_326)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_326)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_326)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_326)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_326)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_326)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_326)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_326)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_326)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_326)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_326)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_326)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_326)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_326)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_326)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_326)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_326)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_326)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_326)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_326)) & s1_executing_loads_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1432 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_327)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_327)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_327)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_327)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_327)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_327)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_327)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_327)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_327)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_327)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_327)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_327)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_327)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_327)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_327)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_327)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_327)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_327)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_327)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_327)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_327)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_327)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_327)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_327)) & s1_executing_loads_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1433 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_328)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_328)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_328)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_328)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_328)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_328)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_328)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_328)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_328)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_328)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_328)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_328)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_328)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_328)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_328)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_328)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_328)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_328)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_328)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_328)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_328)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_328)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_328)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_328)) & s1_executing_loads_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1434 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_329)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_329)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_329)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_329)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_329)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_329)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_329)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_329)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_329)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_329)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_329)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_329)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_329)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_329)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_329)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_329)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_329)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_329)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_329)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_329)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_329)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_329)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_329)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_329)) & s1_executing_loads_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1435 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_330)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_330)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_330)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_330)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_330)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_330)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_330)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_330)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_330)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_330)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_330)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_330)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_330)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_330)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_330)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_330)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_330)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_330)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_330)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_330)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_330)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_330)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_330)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_330)) & s1_executing_loads_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1436 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_331)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_331)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_331)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_331)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_331)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_331)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_331)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_331)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_331)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_331)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_331)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_331)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_331)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_331)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_331)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_331)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_331)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_331)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_331)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_331)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_331)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_331)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_331)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_331)) & s1_executing_loads_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1437 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_332)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_332)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_332)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_332)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_332)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_332)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_332)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_332)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_332)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_332)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_332)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_332)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_332)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_332)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_332)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_332)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_332)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_332)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_332)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_332)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_332)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_332)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_332)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_332)) & s1_executing_loads_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1438 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_333)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_333)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_333)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_333)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_333)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_333)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_333)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_333)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_333)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_333)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_333)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_333)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_333)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_333)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_333)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_333)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_333)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_333)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_333)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_333)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_333)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_333)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_333)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_333)) & s1_executing_loads_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1439 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_334)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_334)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_334)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_334)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_334)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_334)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_334)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_334)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_334)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_334)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_334)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_334)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_334)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_334)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_334)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_334)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_334)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_334)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_334)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_334)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_334)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_334)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_334)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_334)) & s1_executing_loads_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1440 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_335)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_335)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_335)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_335)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_335)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_335)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_335)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_335)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_335)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_335)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_335)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_335)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_335)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_335)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_335)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_335)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_335)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_335)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_335)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_335)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_335)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_335)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_335)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_335)) & s1_executing_loads_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1441 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_336)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_336)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_336)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_336)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_336)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_336)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_336)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_336)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_336)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_336)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_336)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_336)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_336)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_336)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_336)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_336)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_336)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_336)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_336)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_336)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_336)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_336)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_336)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_336)) & s1_executing_loads_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1442 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_337)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_337)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_337)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_337)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_337)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_337)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_337)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_337)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_337)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_337)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_337)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_337)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_337)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_337)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_337)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_337)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_337)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_337)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_337)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_337)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_337)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_337)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_337)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_337)) & s1_executing_loads_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1443 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_338)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_338)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_338)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_338)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_338)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_338)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_338)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_338)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_338)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_338)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_338)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_338)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_338)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_338)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_338)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_338)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_338)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_338)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_338)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_338)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_338)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_338)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_338)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_338)) & s1_executing_loads_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1444 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_339)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_339)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_339)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_339)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_339)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_339)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_339)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_339)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_339)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_339)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_339)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_339)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_339)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_339)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_339)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_339)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_339)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_339)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_339)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_339)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_339)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_339)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_339)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_339)) & s1_executing_loads_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1445 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_340)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_340)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_340)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_340)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_340)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_340)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_340)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_340)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_340)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_340)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_340)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_340)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_340)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_340)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_340)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_340)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_340)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_340)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_340)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_340)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_340)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_340)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_340)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_340)) & s1_executing_loads_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1446 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_341)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_341)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_341)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_341)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_341)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_341)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_341)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_341)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_341)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_341)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_341)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_341)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_341)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_341)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_341)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_341)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_341)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_341)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_341)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_341)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_341)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_341)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_341)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_341)) & s1_executing_loads_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1447 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_342)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_342)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_342)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_342)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_342)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_342)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_342)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_342)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_342)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_342)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_342)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_342)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_342)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_342)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_342)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_342)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_342)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_342)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_342)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_342)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_342)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_342)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_342)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_342)) & s1_executing_loads_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              _GEN_1448 = (_GEN_596 | ~_GEN_593 | _GEN_595 | ~(_GEN_594 & _GEN_343)) & (_GEN_585 | ~_GEN_582 | _GEN_584 | ~(_GEN_583 & _GEN_343)) & (_GEN_574 | ~_GEN_571 | _GEN_573 | ~(_GEN_572 & _GEN_343)) & (_GEN_563 | ~_GEN_560 | _GEN_562 | ~(_GEN_561 & _GEN_343)) & (_GEN_552 | ~_GEN_549 | _GEN_551 | ~(_GEN_550 & _GEN_343)) & (_GEN_541 | ~_GEN_538 | _GEN_540 | ~(_GEN_539 & _GEN_343)) & (_GEN_530 | ~_GEN_527 | _GEN_529 | ~(_GEN_528 & _GEN_343)) & (_GEN_519 | ~_GEN_516 | _GEN_518 | ~(_GEN_517 & _GEN_343)) & (_GEN_508 | ~_GEN_505 | _GEN_507 | ~(_GEN_506 & _GEN_343)) & (_GEN_497 | ~_GEN_494 | _GEN_496 | ~(_GEN_495 & _GEN_343)) & (_GEN_486 | ~_GEN_483 | _GEN_485 | ~(_GEN_484 & _GEN_343)) & (_GEN_475 | ~_GEN_472 | _GEN_474 | ~(_GEN_473 & _GEN_343)) & (_GEN_464 | ~_GEN_461 | _GEN_463 | ~(_GEN_462 & _GEN_343)) & (_GEN_453 | ~_GEN_450 | _GEN_452 | ~(_GEN_451 & _GEN_343)) & (_GEN_442 | ~_GEN_439 | _GEN_441 | ~(_GEN_440 & _GEN_343)) & (_GEN_431 | ~_GEN_428 | _GEN_430 | ~(_GEN_429 & _GEN_343)) & (_GEN_420 | ~_GEN_417 | _GEN_419 | ~(_GEN_418 & _GEN_343)) & (_GEN_409 | ~_GEN_406 | _GEN_408 | ~(_GEN_407 & _GEN_343)) & (_GEN_398 | ~_GEN_395 | _GEN_397 | ~(_GEN_396 & _GEN_343)) & (_GEN_387 | ~_GEN_384 | _GEN_386 | ~(_GEN_385 & _GEN_343)) & (_GEN_376 | ~_GEN_373 | _GEN_375 | ~(_GEN_374 & _GEN_343)) & (_GEN_365 | ~_GEN_362 | _GEN_364 | ~(_GEN_363 & _GEN_343)) & (_GEN_354 | ~_GEN_351 | _GEN_353 | ~(_GEN_352 & _GEN_343)) & (_GEN_320 | ~_GEN_318 | searcher_is_older | ~((|lcam_ldq_idx_0) & _GEN_319 & _GEN_343)) & s1_executing_loads_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1057:35, :1058:36, :1092:36, :1103:37, :1116:47, :1117:37, :1119:34, :1126:{38,47}, :1130:{56,73}, :1131:48, generators/boom/src/main/scala/util/util.scala:363:72]
  wire              ldst_forward_matches_0_0 = _GEN_600 & _GEN_602;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1052:38, :1149:{45,72}, :1150:123, :1151:9]
  wire              _GEN_1449 = _GEN_602 | _GEN_603;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1450 = _GEN_600 ? (_GEN_1449 ? (|lcam_ldq_idx_0) & _GEN_1425 : ~(_GEN_604 & ~(|lcam_ldq_idx_0)) & _GEN_1425) : _GEN_1425;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1092:36, :1103:37, :1117:37, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1451 = _GEN_600 ? (_GEN_1449 ? ~_GEN_321 & _GEN_1426 : ~(_GEN_604 & _GEN_321) & _GEN_1426) : _GEN_1426;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1452 = _GEN_600 ? (_GEN_1449 ? ~_GEN_322 & _GEN_1427 : ~(_GEN_604 & _GEN_322) & _GEN_1427) : _GEN_1427;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1453 = _GEN_600 ? (_GEN_1449 ? ~_GEN_323 & _GEN_1428 : ~(_GEN_604 & _GEN_323) & _GEN_1428) : _GEN_1428;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1454 = _GEN_600 ? (_GEN_1449 ? ~_GEN_324 & _GEN_1429 : ~(_GEN_604 & _GEN_324) & _GEN_1429) : _GEN_1429;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1455 = _GEN_600 ? (_GEN_1449 ? ~_GEN_325 & _GEN_1430 : ~(_GEN_604 & _GEN_325) & _GEN_1430) : _GEN_1430;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1456 = _GEN_600 ? (_GEN_1449 ? ~_GEN_326 & _GEN_1431 : ~(_GEN_604 & _GEN_326) & _GEN_1431) : _GEN_1431;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1457 = _GEN_600 ? (_GEN_1449 ? ~_GEN_327 & _GEN_1432 : ~(_GEN_604 & _GEN_327) & _GEN_1432) : _GEN_1432;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1458 = _GEN_600 ? (_GEN_1449 ? ~_GEN_328 & _GEN_1433 : ~(_GEN_604 & _GEN_328) & _GEN_1433) : _GEN_1433;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1459 = _GEN_600 ? (_GEN_1449 ? ~_GEN_329 & _GEN_1434 : ~(_GEN_604 & _GEN_329) & _GEN_1434) : _GEN_1434;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1460 = _GEN_600 ? (_GEN_1449 ? ~_GEN_330 & _GEN_1435 : ~(_GEN_604 & _GEN_330) & _GEN_1435) : _GEN_1435;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1461 = _GEN_600 ? (_GEN_1449 ? ~_GEN_331 & _GEN_1436 : ~(_GEN_604 & _GEN_331) & _GEN_1436) : _GEN_1436;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1462 = _GEN_600 ? (_GEN_1449 ? ~_GEN_332 & _GEN_1437 : ~(_GEN_604 & _GEN_332) & _GEN_1437) : _GEN_1437;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1463 = _GEN_600 ? (_GEN_1449 ? ~_GEN_333 & _GEN_1438 : ~(_GEN_604 & _GEN_333) & _GEN_1438) : _GEN_1438;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1464 = _GEN_600 ? (_GEN_1449 ? ~_GEN_334 & _GEN_1439 : ~(_GEN_604 & _GEN_334) & _GEN_1439) : _GEN_1439;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1465 = _GEN_600 ? (_GEN_1449 ? ~_GEN_335 & _GEN_1440 : ~(_GEN_604 & _GEN_335) & _GEN_1440) : _GEN_1440;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1466 = _GEN_600 ? (_GEN_1449 ? ~_GEN_336 & _GEN_1441 : ~(_GEN_604 & _GEN_336) & _GEN_1441) : _GEN_1441;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1467 = _GEN_600 ? (_GEN_1449 ? ~_GEN_337 & _GEN_1442 : ~(_GEN_604 & _GEN_337) & _GEN_1442) : _GEN_1442;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1468 = _GEN_600 ? (_GEN_1449 ? ~_GEN_338 & _GEN_1443 : ~(_GEN_604 & _GEN_338) & _GEN_1443) : _GEN_1443;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1469 = _GEN_600 ? (_GEN_1449 ? ~_GEN_339 & _GEN_1444 : ~(_GEN_604 & _GEN_339) & _GEN_1444) : _GEN_1444;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1470 = _GEN_600 ? (_GEN_1449 ? ~_GEN_340 & _GEN_1445 : ~(_GEN_604 & _GEN_340) & _GEN_1445) : _GEN_1445;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1471 = _GEN_600 ? (_GEN_1449 ? ~_GEN_341 & _GEN_1446 : ~(_GEN_604 & _GEN_341) & _GEN_1446) : _GEN_1446;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1472 = _GEN_600 ? (_GEN_1449 ? ~_GEN_342 & _GEN_1447 : ~(_GEN_604 & _GEN_342) & _GEN_1447) : _GEN_1447;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1473 = _GEN_600 ? (_GEN_1449 ? ~_GEN_343 & _GEN_1448 : ~(_GEN_604 & _GEN_343) & _GEN_1448) : _GEN_1448;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1103:37, :1117:37, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1474 = _GEN_609 | _GEN_610;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1475 = _GEN_607 ? (_GEN_1474 ? (|lcam_ldq_idx_0) & _GEN_1450 : ~(_GEN_611 & ~(|lcam_ldq_idx_0)) & _GEN_1450) : _GEN_1450;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1092:36, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1476 = _GEN_607 ? (_GEN_1474 ? ~_GEN_321 & _GEN_1451 : ~(_GEN_611 & _GEN_321) & _GEN_1451) : _GEN_1451;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1477 = _GEN_607 ? (_GEN_1474 ? ~_GEN_322 & _GEN_1452 : ~(_GEN_611 & _GEN_322) & _GEN_1452) : _GEN_1452;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1478 = _GEN_607 ? (_GEN_1474 ? ~_GEN_323 & _GEN_1453 : ~(_GEN_611 & _GEN_323) & _GEN_1453) : _GEN_1453;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1479 = _GEN_607 ? (_GEN_1474 ? ~_GEN_324 & _GEN_1454 : ~(_GEN_611 & _GEN_324) & _GEN_1454) : _GEN_1454;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1480 = _GEN_607 ? (_GEN_1474 ? ~_GEN_325 & _GEN_1455 : ~(_GEN_611 & _GEN_325) & _GEN_1455) : _GEN_1455;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1481 = _GEN_607 ? (_GEN_1474 ? ~_GEN_326 & _GEN_1456 : ~(_GEN_611 & _GEN_326) & _GEN_1456) : _GEN_1456;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1482 = _GEN_607 ? (_GEN_1474 ? ~_GEN_327 & _GEN_1457 : ~(_GEN_611 & _GEN_327) & _GEN_1457) : _GEN_1457;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1483 = _GEN_607 ? (_GEN_1474 ? ~_GEN_328 & _GEN_1458 : ~(_GEN_611 & _GEN_328) & _GEN_1458) : _GEN_1458;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1484 = _GEN_607 ? (_GEN_1474 ? ~_GEN_329 & _GEN_1459 : ~(_GEN_611 & _GEN_329) & _GEN_1459) : _GEN_1459;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1485 = _GEN_607 ? (_GEN_1474 ? ~_GEN_330 & _GEN_1460 : ~(_GEN_611 & _GEN_330) & _GEN_1460) : _GEN_1460;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1486 = _GEN_607 ? (_GEN_1474 ? ~_GEN_331 & _GEN_1461 : ~(_GEN_611 & _GEN_331) & _GEN_1461) : _GEN_1461;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1487 = _GEN_607 ? (_GEN_1474 ? ~_GEN_332 & _GEN_1462 : ~(_GEN_611 & _GEN_332) & _GEN_1462) : _GEN_1462;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1488 = _GEN_607 ? (_GEN_1474 ? ~_GEN_333 & _GEN_1463 : ~(_GEN_611 & _GEN_333) & _GEN_1463) : _GEN_1463;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1489 = _GEN_607 ? (_GEN_1474 ? ~_GEN_334 & _GEN_1464 : ~(_GEN_611 & _GEN_334) & _GEN_1464) : _GEN_1464;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1490 = _GEN_607 ? (_GEN_1474 ? ~_GEN_335 & _GEN_1465 : ~(_GEN_611 & _GEN_335) & _GEN_1465) : _GEN_1465;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1491 = _GEN_607 ? (_GEN_1474 ? ~_GEN_336 & _GEN_1466 : ~(_GEN_611 & _GEN_336) & _GEN_1466) : _GEN_1466;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1492 = _GEN_607 ? (_GEN_1474 ? ~_GEN_337 & _GEN_1467 : ~(_GEN_611 & _GEN_337) & _GEN_1467) : _GEN_1467;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1493 = _GEN_607 ? (_GEN_1474 ? ~_GEN_338 & _GEN_1468 : ~(_GEN_611 & _GEN_338) & _GEN_1468) : _GEN_1468;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1494 = _GEN_607 ? (_GEN_1474 ? ~_GEN_339 & _GEN_1469 : ~(_GEN_611 & _GEN_339) & _GEN_1469) : _GEN_1469;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1495 = _GEN_607 ? (_GEN_1474 ? ~_GEN_340 & _GEN_1470 : ~(_GEN_611 & _GEN_340) & _GEN_1470) : _GEN_1470;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1496 = _GEN_607 ? (_GEN_1474 ? ~_GEN_341 & _GEN_1471 : ~(_GEN_611 & _GEN_341) & _GEN_1471) : _GEN_1471;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1497 = _GEN_607 ? (_GEN_1474 ? ~_GEN_342 & _GEN_1472 : ~(_GEN_611 & _GEN_342) & _GEN_1472) : _GEN_1472;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1498 = _GEN_607 ? (_GEN_1474 ? ~_GEN_343 & _GEN_1473 : ~(_GEN_611 & _GEN_343) & _GEN_1473) : _GEN_1473;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1499 = _GEN_616 | _GEN_617;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1500 = _GEN_614 ? (_GEN_1499 ? (|lcam_ldq_idx_0) & _GEN_1475 : ~(_GEN_618 & ~(|lcam_ldq_idx_0)) & _GEN_1475) : _GEN_1475;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1501 = _GEN_614 ? (_GEN_1499 ? ~_GEN_321 & _GEN_1476 : ~(_GEN_618 & _GEN_321) & _GEN_1476) : _GEN_1476;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1502 = _GEN_614 ? (_GEN_1499 ? ~_GEN_322 & _GEN_1477 : ~(_GEN_618 & _GEN_322) & _GEN_1477) : _GEN_1477;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1503 = _GEN_614 ? (_GEN_1499 ? ~_GEN_323 & _GEN_1478 : ~(_GEN_618 & _GEN_323) & _GEN_1478) : _GEN_1478;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1504 = _GEN_614 ? (_GEN_1499 ? ~_GEN_324 & _GEN_1479 : ~(_GEN_618 & _GEN_324) & _GEN_1479) : _GEN_1479;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1505 = _GEN_614 ? (_GEN_1499 ? ~_GEN_325 & _GEN_1480 : ~(_GEN_618 & _GEN_325) & _GEN_1480) : _GEN_1480;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1506 = _GEN_614 ? (_GEN_1499 ? ~_GEN_326 & _GEN_1481 : ~(_GEN_618 & _GEN_326) & _GEN_1481) : _GEN_1481;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1507 = _GEN_614 ? (_GEN_1499 ? ~_GEN_327 & _GEN_1482 : ~(_GEN_618 & _GEN_327) & _GEN_1482) : _GEN_1482;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1508 = _GEN_614 ? (_GEN_1499 ? ~_GEN_328 & _GEN_1483 : ~(_GEN_618 & _GEN_328) & _GEN_1483) : _GEN_1483;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1509 = _GEN_614 ? (_GEN_1499 ? ~_GEN_329 & _GEN_1484 : ~(_GEN_618 & _GEN_329) & _GEN_1484) : _GEN_1484;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1510 = _GEN_614 ? (_GEN_1499 ? ~_GEN_330 & _GEN_1485 : ~(_GEN_618 & _GEN_330) & _GEN_1485) : _GEN_1485;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1511 = _GEN_614 ? (_GEN_1499 ? ~_GEN_331 & _GEN_1486 : ~(_GEN_618 & _GEN_331) & _GEN_1486) : _GEN_1486;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1512 = _GEN_614 ? (_GEN_1499 ? ~_GEN_332 & _GEN_1487 : ~(_GEN_618 & _GEN_332) & _GEN_1487) : _GEN_1487;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1513 = _GEN_614 ? (_GEN_1499 ? ~_GEN_333 & _GEN_1488 : ~(_GEN_618 & _GEN_333) & _GEN_1488) : _GEN_1488;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1514 = _GEN_614 ? (_GEN_1499 ? ~_GEN_334 & _GEN_1489 : ~(_GEN_618 & _GEN_334) & _GEN_1489) : _GEN_1489;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1515 = _GEN_614 ? (_GEN_1499 ? ~_GEN_335 & _GEN_1490 : ~(_GEN_618 & _GEN_335) & _GEN_1490) : _GEN_1490;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1516 = _GEN_614 ? (_GEN_1499 ? ~_GEN_336 & _GEN_1491 : ~(_GEN_618 & _GEN_336) & _GEN_1491) : _GEN_1491;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1517 = _GEN_614 ? (_GEN_1499 ? ~_GEN_337 & _GEN_1492 : ~(_GEN_618 & _GEN_337) & _GEN_1492) : _GEN_1492;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1518 = _GEN_614 ? (_GEN_1499 ? ~_GEN_338 & _GEN_1493 : ~(_GEN_618 & _GEN_338) & _GEN_1493) : _GEN_1493;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1519 = _GEN_614 ? (_GEN_1499 ? ~_GEN_339 & _GEN_1494 : ~(_GEN_618 & _GEN_339) & _GEN_1494) : _GEN_1494;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1520 = _GEN_614 ? (_GEN_1499 ? ~_GEN_340 & _GEN_1495 : ~(_GEN_618 & _GEN_340) & _GEN_1495) : _GEN_1495;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1521 = _GEN_614 ? (_GEN_1499 ? ~_GEN_341 & _GEN_1496 : ~(_GEN_618 & _GEN_341) & _GEN_1496) : _GEN_1496;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1522 = _GEN_614 ? (_GEN_1499 ? ~_GEN_342 & _GEN_1497 : ~(_GEN_618 & _GEN_342) & _GEN_1497) : _GEN_1497;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1523 = _GEN_614 ? (_GEN_1499 ? ~_GEN_343 & _GEN_1498 : ~(_GEN_618 & _GEN_343) & _GEN_1498) : _GEN_1498;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1524 = _GEN_623 | _GEN_624;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1525 = _GEN_621 ? (_GEN_1524 ? (|lcam_ldq_idx_0) & _GEN_1500 : ~(_GEN_625 & ~(|lcam_ldq_idx_0)) & _GEN_1500) : _GEN_1500;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1526 = _GEN_621 ? (_GEN_1524 ? ~_GEN_321 & _GEN_1501 : ~(_GEN_625 & _GEN_321) & _GEN_1501) : _GEN_1501;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1527 = _GEN_621 ? (_GEN_1524 ? ~_GEN_322 & _GEN_1502 : ~(_GEN_625 & _GEN_322) & _GEN_1502) : _GEN_1502;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1528 = _GEN_621 ? (_GEN_1524 ? ~_GEN_323 & _GEN_1503 : ~(_GEN_625 & _GEN_323) & _GEN_1503) : _GEN_1503;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1529 = _GEN_621 ? (_GEN_1524 ? ~_GEN_324 & _GEN_1504 : ~(_GEN_625 & _GEN_324) & _GEN_1504) : _GEN_1504;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1530 = _GEN_621 ? (_GEN_1524 ? ~_GEN_325 & _GEN_1505 : ~(_GEN_625 & _GEN_325) & _GEN_1505) : _GEN_1505;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1531 = _GEN_621 ? (_GEN_1524 ? ~_GEN_326 & _GEN_1506 : ~(_GEN_625 & _GEN_326) & _GEN_1506) : _GEN_1506;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1532 = _GEN_621 ? (_GEN_1524 ? ~_GEN_327 & _GEN_1507 : ~(_GEN_625 & _GEN_327) & _GEN_1507) : _GEN_1507;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1533 = _GEN_621 ? (_GEN_1524 ? ~_GEN_328 & _GEN_1508 : ~(_GEN_625 & _GEN_328) & _GEN_1508) : _GEN_1508;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1534 = _GEN_621 ? (_GEN_1524 ? ~_GEN_329 & _GEN_1509 : ~(_GEN_625 & _GEN_329) & _GEN_1509) : _GEN_1509;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1535 = _GEN_621 ? (_GEN_1524 ? ~_GEN_330 & _GEN_1510 : ~(_GEN_625 & _GEN_330) & _GEN_1510) : _GEN_1510;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1536 = _GEN_621 ? (_GEN_1524 ? ~_GEN_331 & _GEN_1511 : ~(_GEN_625 & _GEN_331) & _GEN_1511) : _GEN_1511;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1537 = _GEN_621 ? (_GEN_1524 ? ~_GEN_332 & _GEN_1512 : ~(_GEN_625 & _GEN_332) & _GEN_1512) : _GEN_1512;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1538 = _GEN_621 ? (_GEN_1524 ? ~_GEN_333 & _GEN_1513 : ~(_GEN_625 & _GEN_333) & _GEN_1513) : _GEN_1513;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1539 = _GEN_621 ? (_GEN_1524 ? ~_GEN_334 & _GEN_1514 : ~(_GEN_625 & _GEN_334) & _GEN_1514) : _GEN_1514;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1540 = _GEN_621 ? (_GEN_1524 ? ~_GEN_335 & _GEN_1515 : ~(_GEN_625 & _GEN_335) & _GEN_1515) : _GEN_1515;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1541 = _GEN_621 ? (_GEN_1524 ? ~_GEN_336 & _GEN_1516 : ~(_GEN_625 & _GEN_336) & _GEN_1516) : _GEN_1516;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1542 = _GEN_621 ? (_GEN_1524 ? ~_GEN_337 & _GEN_1517 : ~(_GEN_625 & _GEN_337) & _GEN_1517) : _GEN_1517;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1543 = _GEN_621 ? (_GEN_1524 ? ~_GEN_338 & _GEN_1518 : ~(_GEN_625 & _GEN_338) & _GEN_1518) : _GEN_1518;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1544 = _GEN_621 ? (_GEN_1524 ? ~_GEN_339 & _GEN_1519 : ~(_GEN_625 & _GEN_339) & _GEN_1519) : _GEN_1519;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1545 = _GEN_621 ? (_GEN_1524 ? ~_GEN_340 & _GEN_1520 : ~(_GEN_625 & _GEN_340) & _GEN_1520) : _GEN_1520;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1546 = _GEN_621 ? (_GEN_1524 ? ~_GEN_341 & _GEN_1521 : ~(_GEN_625 & _GEN_341) & _GEN_1521) : _GEN_1521;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1547 = _GEN_621 ? (_GEN_1524 ? ~_GEN_342 & _GEN_1522 : ~(_GEN_625 & _GEN_342) & _GEN_1522) : _GEN_1522;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1548 = _GEN_621 ? (_GEN_1524 ? ~_GEN_343 & _GEN_1523 : ~(_GEN_625 & _GEN_343) & _GEN_1523) : _GEN_1523;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1549 = _GEN_630 | _GEN_631;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1550 = _GEN_628 ? (_GEN_1549 ? (|lcam_ldq_idx_0) & _GEN_1525 : ~(_GEN_632 & ~(|lcam_ldq_idx_0)) & _GEN_1525) : _GEN_1525;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1551 = _GEN_628 ? (_GEN_1549 ? ~_GEN_321 & _GEN_1526 : ~(_GEN_632 & _GEN_321) & _GEN_1526) : _GEN_1526;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1552 = _GEN_628 ? (_GEN_1549 ? ~_GEN_322 & _GEN_1527 : ~(_GEN_632 & _GEN_322) & _GEN_1527) : _GEN_1527;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1553 = _GEN_628 ? (_GEN_1549 ? ~_GEN_323 & _GEN_1528 : ~(_GEN_632 & _GEN_323) & _GEN_1528) : _GEN_1528;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1554 = _GEN_628 ? (_GEN_1549 ? ~_GEN_324 & _GEN_1529 : ~(_GEN_632 & _GEN_324) & _GEN_1529) : _GEN_1529;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1555 = _GEN_628 ? (_GEN_1549 ? ~_GEN_325 & _GEN_1530 : ~(_GEN_632 & _GEN_325) & _GEN_1530) : _GEN_1530;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1556 = _GEN_628 ? (_GEN_1549 ? ~_GEN_326 & _GEN_1531 : ~(_GEN_632 & _GEN_326) & _GEN_1531) : _GEN_1531;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1557 = _GEN_628 ? (_GEN_1549 ? ~_GEN_327 & _GEN_1532 : ~(_GEN_632 & _GEN_327) & _GEN_1532) : _GEN_1532;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1558 = _GEN_628 ? (_GEN_1549 ? ~_GEN_328 & _GEN_1533 : ~(_GEN_632 & _GEN_328) & _GEN_1533) : _GEN_1533;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1559 = _GEN_628 ? (_GEN_1549 ? ~_GEN_329 & _GEN_1534 : ~(_GEN_632 & _GEN_329) & _GEN_1534) : _GEN_1534;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1560 = _GEN_628 ? (_GEN_1549 ? ~_GEN_330 & _GEN_1535 : ~(_GEN_632 & _GEN_330) & _GEN_1535) : _GEN_1535;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1561 = _GEN_628 ? (_GEN_1549 ? ~_GEN_331 & _GEN_1536 : ~(_GEN_632 & _GEN_331) & _GEN_1536) : _GEN_1536;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1562 = _GEN_628 ? (_GEN_1549 ? ~_GEN_332 & _GEN_1537 : ~(_GEN_632 & _GEN_332) & _GEN_1537) : _GEN_1537;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1563 = _GEN_628 ? (_GEN_1549 ? ~_GEN_333 & _GEN_1538 : ~(_GEN_632 & _GEN_333) & _GEN_1538) : _GEN_1538;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1564 = _GEN_628 ? (_GEN_1549 ? ~_GEN_334 & _GEN_1539 : ~(_GEN_632 & _GEN_334) & _GEN_1539) : _GEN_1539;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1565 = _GEN_628 ? (_GEN_1549 ? ~_GEN_335 & _GEN_1540 : ~(_GEN_632 & _GEN_335) & _GEN_1540) : _GEN_1540;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1566 = _GEN_628 ? (_GEN_1549 ? ~_GEN_336 & _GEN_1541 : ~(_GEN_632 & _GEN_336) & _GEN_1541) : _GEN_1541;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1567 = _GEN_628 ? (_GEN_1549 ? ~_GEN_337 & _GEN_1542 : ~(_GEN_632 & _GEN_337) & _GEN_1542) : _GEN_1542;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1568 = _GEN_628 ? (_GEN_1549 ? ~_GEN_338 & _GEN_1543 : ~(_GEN_632 & _GEN_338) & _GEN_1543) : _GEN_1543;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1569 = _GEN_628 ? (_GEN_1549 ? ~_GEN_339 & _GEN_1544 : ~(_GEN_632 & _GEN_339) & _GEN_1544) : _GEN_1544;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1570 = _GEN_628 ? (_GEN_1549 ? ~_GEN_340 & _GEN_1545 : ~(_GEN_632 & _GEN_340) & _GEN_1545) : _GEN_1545;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1571 = _GEN_628 ? (_GEN_1549 ? ~_GEN_341 & _GEN_1546 : ~(_GEN_632 & _GEN_341) & _GEN_1546) : _GEN_1546;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1572 = _GEN_628 ? (_GEN_1549 ? ~_GEN_342 & _GEN_1547 : ~(_GEN_632 & _GEN_342) & _GEN_1547) : _GEN_1547;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1573 = _GEN_628 ? (_GEN_1549 ? ~_GEN_343 & _GEN_1548 : ~(_GEN_632 & _GEN_343) & _GEN_1548) : _GEN_1548;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1574 = _GEN_637 | _GEN_638;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1575 = _GEN_635 ? (_GEN_1574 ? (|lcam_ldq_idx_0) & _GEN_1550 : ~(_GEN_639 & ~(|lcam_ldq_idx_0)) & _GEN_1550) : _GEN_1550;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1576 = _GEN_635 ? (_GEN_1574 ? ~_GEN_321 & _GEN_1551 : ~(_GEN_639 & _GEN_321) & _GEN_1551) : _GEN_1551;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1577 = _GEN_635 ? (_GEN_1574 ? ~_GEN_322 & _GEN_1552 : ~(_GEN_639 & _GEN_322) & _GEN_1552) : _GEN_1552;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1578 = _GEN_635 ? (_GEN_1574 ? ~_GEN_323 & _GEN_1553 : ~(_GEN_639 & _GEN_323) & _GEN_1553) : _GEN_1553;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1579 = _GEN_635 ? (_GEN_1574 ? ~_GEN_324 & _GEN_1554 : ~(_GEN_639 & _GEN_324) & _GEN_1554) : _GEN_1554;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1580 = _GEN_635 ? (_GEN_1574 ? ~_GEN_325 & _GEN_1555 : ~(_GEN_639 & _GEN_325) & _GEN_1555) : _GEN_1555;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1581 = _GEN_635 ? (_GEN_1574 ? ~_GEN_326 & _GEN_1556 : ~(_GEN_639 & _GEN_326) & _GEN_1556) : _GEN_1556;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1582 = _GEN_635 ? (_GEN_1574 ? ~_GEN_327 & _GEN_1557 : ~(_GEN_639 & _GEN_327) & _GEN_1557) : _GEN_1557;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1583 = _GEN_635 ? (_GEN_1574 ? ~_GEN_328 & _GEN_1558 : ~(_GEN_639 & _GEN_328) & _GEN_1558) : _GEN_1558;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1584 = _GEN_635 ? (_GEN_1574 ? ~_GEN_329 & _GEN_1559 : ~(_GEN_639 & _GEN_329) & _GEN_1559) : _GEN_1559;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1585 = _GEN_635 ? (_GEN_1574 ? ~_GEN_330 & _GEN_1560 : ~(_GEN_639 & _GEN_330) & _GEN_1560) : _GEN_1560;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1586 = _GEN_635 ? (_GEN_1574 ? ~_GEN_331 & _GEN_1561 : ~(_GEN_639 & _GEN_331) & _GEN_1561) : _GEN_1561;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1587 = _GEN_635 ? (_GEN_1574 ? ~_GEN_332 & _GEN_1562 : ~(_GEN_639 & _GEN_332) & _GEN_1562) : _GEN_1562;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1588 = _GEN_635 ? (_GEN_1574 ? ~_GEN_333 & _GEN_1563 : ~(_GEN_639 & _GEN_333) & _GEN_1563) : _GEN_1563;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1589 = _GEN_635 ? (_GEN_1574 ? ~_GEN_334 & _GEN_1564 : ~(_GEN_639 & _GEN_334) & _GEN_1564) : _GEN_1564;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1590 = _GEN_635 ? (_GEN_1574 ? ~_GEN_335 & _GEN_1565 : ~(_GEN_639 & _GEN_335) & _GEN_1565) : _GEN_1565;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1591 = _GEN_635 ? (_GEN_1574 ? ~_GEN_336 & _GEN_1566 : ~(_GEN_639 & _GEN_336) & _GEN_1566) : _GEN_1566;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1592 = _GEN_635 ? (_GEN_1574 ? ~_GEN_337 & _GEN_1567 : ~(_GEN_639 & _GEN_337) & _GEN_1567) : _GEN_1567;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1593 = _GEN_635 ? (_GEN_1574 ? ~_GEN_338 & _GEN_1568 : ~(_GEN_639 & _GEN_338) & _GEN_1568) : _GEN_1568;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1594 = _GEN_635 ? (_GEN_1574 ? ~_GEN_339 & _GEN_1569 : ~(_GEN_639 & _GEN_339) & _GEN_1569) : _GEN_1569;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1595 = _GEN_635 ? (_GEN_1574 ? ~_GEN_340 & _GEN_1570 : ~(_GEN_639 & _GEN_340) & _GEN_1570) : _GEN_1570;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1596 = _GEN_635 ? (_GEN_1574 ? ~_GEN_341 & _GEN_1571 : ~(_GEN_639 & _GEN_341) & _GEN_1571) : _GEN_1571;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1597 = _GEN_635 ? (_GEN_1574 ? ~_GEN_342 & _GEN_1572 : ~(_GEN_639 & _GEN_342) & _GEN_1572) : _GEN_1572;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1598 = _GEN_635 ? (_GEN_1574 ? ~_GEN_343 & _GEN_1573 : ~(_GEN_639 & _GEN_343) & _GEN_1573) : _GEN_1573;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1599 = _GEN_644 | _GEN_645;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1600 = _GEN_642 ? (_GEN_1599 ? (|lcam_ldq_idx_0) & _GEN_1575 : ~(_GEN_646 & ~(|lcam_ldq_idx_0)) & _GEN_1575) : _GEN_1575;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1601 = _GEN_642 ? (_GEN_1599 ? ~_GEN_321 & _GEN_1576 : ~(_GEN_646 & _GEN_321) & _GEN_1576) : _GEN_1576;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1602 = _GEN_642 ? (_GEN_1599 ? ~_GEN_322 & _GEN_1577 : ~(_GEN_646 & _GEN_322) & _GEN_1577) : _GEN_1577;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1603 = _GEN_642 ? (_GEN_1599 ? ~_GEN_323 & _GEN_1578 : ~(_GEN_646 & _GEN_323) & _GEN_1578) : _GEN_1578;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1604 = _GEN_642 ? (_GEN_1599 ? ~_GEN_324 & _GEN_1579 : ~(_GEN_646 & _GEN_324) & _GEN_1579) : _GEN_1579;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1605 = _GEN_642 ? (_GEN_1599 ? ~_GEN_325 & _GEN_1580 : ~(_GEN_646 & _GEN_325) & _GEN_1580) : _GEN_1580;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1606 = _GEN_642 ? (_GEN_1599 ? ~_GEN_326 & _GEN_1581 : ~(_GEN_646 & _GEN_326) & _GEN_1581) : _GEN_1581;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1607 = _GEN_642 ? (_GEN_1599 ? ~_GEN_327 & _GEN_1582 : ~(_GEN_646 & _GEN_327) & _GEN_1582) : _GEN_1582;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1608 = _GEN_642 ? (_GEN_1599 ? ~_GEN_328 & _GEN_1583 : ~(_GEN_646 & _GEN_328) & _GEN_1583) : _GEN_1583;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1609 = _GEN_642 ? (_GEN_1599 ? ~_GEN_329 & _GEN_1584 : ~(_GEN_646 & _GEN_329) & _GEN_1584) : _GEN_1584;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1610 = _GEN_642 ? (_GEN_1599 ? ~_GEN_330 & _GEN_1585 : ~(_GEN_646 & _GEN_330) & _GEN_1585) : _GEN_1585;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1611 = _GEN_642 ? (_GEN_1599 ? ~_GEN_331 & _GEN_1586 : ~(_GEN_646 & _GEN_331) & _GEN_1586) : _GEN_1586;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1612 = _GEN_642 ? (_GEN_1599 ? ~_GEN_332 & _GEN_1587 : ~(_GEN_646 & _GEN_332) & _GEN_1587) : _GEN_1587;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1613 = _GEN_642 ? (_GEN_1599 ? ~_GEN_333 & _GEN_1588 : ~(_GEN_646 & _GEN_333) & _GEN_1588) : _GEN_1588;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1614 = _GEN_642 ? (_GEN_1599 ? ~_GEN_334 & _GEN_1589 : ~(_GEN_646 & _GEN_334) & _GEN_1589) : _GEN_1589;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1615 = _GEN_642 ? (_GEN_1599 ? ~_GEN_335 & _GEN_1590 : ~(_GEN_646 & _GEN_335) & _GEN_1590) : _GEN_1590;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1616 = _GEN_642 ? (_GEN_1599 ? ~_GEN_336 & _GEN_1591 : ~(_GEN_646 & _GEN_336) & _GEN_1591) : _GEN_1591;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1617 = _GEN_642 ? (_GEN_1599 ? ~_GEN_337 & _GEN_1592 : ~(_GEN_646 & _GEN_337) & _GEN_1592) : _GEN_1592;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1618 = _GEN_642 ? (_GEN_1599 ? ~_GEN_338 & _GEN_1593 : ~(_GEN_646 & _GEN_338) & _GEN_1593) : _GEN_1593;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1619 = _GEN_642 ? (_GEN_1599 ? ~_GEN_339 & _GEN_1594 : ~(_GEN_646 & _GEN_339) & _GEN_1594) : _GEN_1594;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1620 = _GEN_642 ? (_GEN_1599 ? ~_GEN_340 & _GEN_1595 : ~(_GEN_646 & _GEN_340) & _GEN_1595) : _GEN_1595;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1621 = _GEN_642 ? (_GEN_1599 ? ~_GEN_341 & _GEN_1596 : ~(_GEN_646 & _GEN_341) & _GEN_1596) : _GEN_1596;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1622 = _GEN_642 ? (_GEN_1599 ? ~_GEN_342 & _GEN_1597 : ~(_GEN_646 & _GEN_342) & _GEN_1597) : _GEN_1597;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1623 = _GEN_642 ? (_GEN_1599 ? ~_GEN_343 & _GEN_1598 : ~(_GEN_646 & _GEN_343) & _GEN_1598) : _GEN_1598;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1624 = _GEN_651 | _GEN_652;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1625 = _GEN_649 ? (_GEN_1624 ? (|lcam_ldq_idx_0) & _GEN_1600 : ~(_GEN_653 & ~(|lcam_ldq_idx_0)) & _GEN_1600) : _GEN_1600;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1626 = _GEN_649 ? (_GEN_1624 ? ~_GEN_321 & _GEN_1601 : ~(_GEN_653 & _GEN_321) & _GEN_1601) : _GEN_1601;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1627 = _GEN_649 ? (_GEN_1624 ? ~_GEN_322 & _GEN_1602 : ~(_GEN_653 & _GEN_322) & _GEN_1602) : _GEN_1602;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1628 = _GEN_649 ? (_GEN_1624 ? ~_GEN_323 & _GEN_1603 : ~(_GEN_653 & _GEN_323) & _GEN_1603) : _GEN_1603;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1629 = _GEN_649 ? (_GEN_1624 ? ~_GEN_324 & _GEN_1604 : ~(_GEN_653 & _GEN_324) & _GEN_1604) : _GEN_1604;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1630 = _GEN_649 ? (_GEN_1624 ? ~_GEN_325 & _GEN_1605 : ~(_GEN_653 & _GEN_325) & _GEN_1605) : _GEN_1605;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1631 = _GEN_649 ? (_GEN_1624 ? ~_GEN_326 & _GEN_1606 : ~(_GEN_653 & _GEN_326) & _GEN_1606) : _GEN_1606;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1632 = _GEN_649 ? (_GEN_1624 ? ~_GEN_327 & _GEN_1607 : ~(_GEN_653 & _GEN_327) & _GEN_1607) : _GEN_1607;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1633 = _GEN_649 ? (_GEN_1624 ? ~_GEN_328 & _GEN_1608 : ~(_GEN_653 & _GEN_328) & _GEN_1608) : _GEN_1608;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1634 = _GEN_649 ? (_GEN_1624 ? ~_GEN_329 & _GEN_1609 : ~(_GEN_653 & _GEN_329) & _GEN_1609) : _GEN_1609;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1635 = _GEN_649 ? (_GEN_1624 ? ~_GEN_330 & _GEN_1610 : ~(_GEN_653 & _GEN_330) & _GEN_1610) : _GEN_1610;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1636 = _GEN_649 ? (_GEN_1624 ? ~_GEN_331 & _GEN_1611 : ~(_GEN_653 & _GEN_331) & _GEN_1611) : _GEN_1611;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1637 = _GEN_649 ? (_GEN_1624 ? ~_GEN_332 & _GEN_1612 : ~(_GEN_653 & _GEN_332) & _GEN_1612) : _GEN_1612;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1638 = _GEN_649 ? (_GEN_1624 ? ~_GEN_333 & _GEN_1613 : ~(_GEN_653 & _GEN_333) & _GEN_1613) : _GEN_1613;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1639 = _GEN_649 ? (_GEN_1624 ? ~_GEN_334 & _GEN_1614 : ~(_GEN_653 & _GEN_334) & _GEN_1614) : _GEN_1614;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1640 = _GEN_649 ? (_GEN_1624 ? ~_GEN_335 & _GEN_1615 : ~(_GEN_653 & _GEN_335) & _GEN_1615) : _GEN_1615;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1641 = _GEN_649 ? (_GEN_1624 ? ~_GEN_336 & _GEN_1616 : ~(_GEN_653 & _GEN_336) & _GEN_1616) : _GEN_1616;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1642 = _GEN_649 ? (_GEN_1624 ? ~_GEN_337 & _GEN_1617 : ~(_GEN_653 & _GEN_337) & _GEN_1617) : _GEN_1617;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1643 = _GEN_649 ? (_GEN_1624 ? ~_GEN_338 & _GEN_1618 : ~(_GEN_653 & _GEN_338) & _GEN_1618) : _GEN_1618;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1644 = _GEN_649 ? (_GEN_1624 ? ~_GEN_339 & _GEN_1619 : ~(_GEN_653 & _GEN_339) & _GEN_1619) : _GEN_1619;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1645 = _GEN_649 ? (_GEN_1624 ? ~_GEN_340 & _GEN_1620 : ~(_GEN_653 & _GEN_340) & _GEN_1620) : _GEN_1620;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1646 = _GEN_649 ? (_GEN_1624 ? ~_GEN_341 & _GEN_1621 : ~(_GEN_653 & _GEN_341) & _GEN_1621) : _GEN_1621;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1647 = _GEN_649 ? (_GEN_1624 ? ~_GEN_342 & _GEN_1622 : ~(_GEN_653 & _GEN_342) & _GEN_1622) : _GEN_1622;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1648 = _GEN_649 ? (_GEN_1624 ? ~_GEN_343 & _GEN_1623 : ~(_GEN_653 & _GEN_343) & _GEN_1623) : _GEN_1623;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1649 = _GEN_658 | _GEN_659;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1650 = _GEN_656 ? (_GEN_1649 ? (|lcam_ldq_idx_0) & _GEN_1625 : ~(_GEN_660 & ~(|lcam_ldq_idx_0)) & _GEN_1625) : _GEN_1625;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1651 = _GEN_656 ? (_GEN_1649 ? ~_GEN_321 & _GEN_1626 : ~(_GEN_660 & _GEN_321) & _GEN_1626) : _GEN_1626;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1652 = _GEN_656 ? (_GEN_1649 ? ~_GEN_322 & _GEN_1627 : ~(_GEN_660 & _GEN_322) & _GEN_1627) : _GEN_1627;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1653 = _GEN_656 ? (_GEN_1649 ? ~_GEN_323 & _GEN_1628 : ~(_GEN_660 & _GEN_323) & _GEN_1628) : _GEN_1628;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1654 = _GEN_656 ? (_GEN_1649 ? ~_GEN_324 & _GEN_1629 : ~(_GEN_660 & _GEN_324) & _GEN_1629) : _GEN_1629;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1655 = _GEN_656 ? (_GEN_1649 ? ~_GEN_325 & _GEN_1630 : ~(_GEN_660 & _GEN_325) & _GEN_1630) : _GEN_1630;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1656 = _GEN_656 ? (_GEN_1649 ? ~_GEN_326 & _GEN_1631 : ~(_GEN_660 & _GEN_326) & _GEN_1631) : _GEN_1631;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1657 = _GEN_656 ? (_GEN_1649 ? ~_GEN_327 & _GEN_1632 : ~(_GEN_660 & _GEN_327) & _GEN_1632) : _GEN_1632;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1658 = _GEN_656 ? (_GEN_1649 ? ~_GEN_328 & _GEN_1633 : ~(_GEN_660 & _GEN_328) & _GEN_1633) : _GEN_1633;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1659 = _GEN_656 ? (_GEN_1649 ? ~_GEN_329 & _GEN_1634 : ~(_GEN_660 & _GEN_329) & _GEN_1634) : _GEN_1634;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1660 = _GEN_656 ? (_GEN_1649 ? ~_GEN_330 & _GEN_1635 : ~(_GEN_660 & _GEN_330) & _GEN_1635) : _GEN_1635;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1661 = _GEN_656 ? (_GEN_1649 ? ~_GEN_331 & _GEN_1636 : ~(_GEN_660 & _GEN_331) & _GEN_1636) : _GEN_1636;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1662 = _GEN_656 ? (_GEN_1649 ? ~_GEN_332 & _GEN_1637 : ~(_GEN_660 & _GEN_332) & _GEN_1637) : _GEN_1637;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1663 = _GEN_656 ? (_GEN_1649 ? ~_GEN_333 & _GEN_1638 : ~(_GEN_660 & _GEN_333) & _GEN_1638) : _GEN_1638;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1664 = _GEN_656 ? (_GEN_1649 ? ~_GEN_334 & _GEN_1639 : ~(_GEN_660 & _GEN_334) & _GEN_1639) : _GEN_1639;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1665 = _GEN_656 ? (_GEN_1649 ? ~_GEN_335 & _GEN_1640 : ~(_GEN_660 & _GEN_335) & _GEN_1640) : _GEN_1640;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1666 = _GEN_656 ? (_GEN_1649 ? ~_GEN_336 & _GEN_1641 : ~(_GEN_660 & _GEN_336) & _GEN_1641) : _GEN_1641;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1667 = _GEN_656 ? (_GEN_1649 ? ~_GEN_337 & _GEN_1642 : ~(_GEN_660 & _GEN_337) & _GEN_1642) : _GEN_1642;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1668 = _GEN_656 ? (_GEN_1649 ? ~_GEN_338 & _GEN_1643 : ~(_GEN_660 & _GEN_338) & _GEN_1643) : _GEN_1643;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1669 = _GEN_656 ? (_GEN_1649 ? ~_GEN_339 & _GEN_1644 : ~(_GEN_660 & _GEN_339) & _GEN_1644) : _GEN_1644;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1670 = _GEN_656 ? (_GEN_1649 ? ~_GEN_340 & _GEN_1645 : ~(_GEN_660 & _GEN_340) & _GEN_1645) : _GEN_1645;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1671 = _GEN_656 ? (_GEN_1649 ? ~_GEN_341 & _GEN_1646 : ~(_GEN_660 & _GEN_341) & _GEN_1646) : _GEN_1646;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1672 = _GEN_656 ? (_GEN_1649 ? ~_GEN_342 & _GEN_1647 : ~(_GEN_660 & _GEN_342) & _GEN_1647) : _GEN_1647;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1673 = _GEN_656 ? (_GEN_1649 ? ~_GEN_343 & _GEN_1648 : ~(_GEN_660 & _GEN_343) & _GEN_1648) : _GEN_1648;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1674 = _GEN_665 | _GEN_666;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1675 = _GEN_663 ? (_GEN_1674 ? (|lcam_ldq_idx_0) & _GEN_1650 : ~(_GEN_667 & ~(|lcam_ldq_idx_0)) & _GEN_1650) : _GEN_1650;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1676 = _GEN_663 ? (_GEN_1674 ? ~_GEN_321 & _GEN_1651 : ~(_GEN_667 & _GEN_321) & _GEN_1651) : _GEN_1651;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1677 = _GEN_663 ? (_GEN_1674 ? ~_GEN_322 & _GEN_1652 : ~(_GEN_667 & _GEN_322) & _GEN_1652) : _GEN_1652;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1678 = _GEN_663 ? (_GEN_1674 ? ~_GEN_323 & _GEN_1653 : ~(_GEN_667 & _GEN_323) & _GEN_1653) : _GEN_1653;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1679 = _GEN_663 ? (_GEN_1674 ? ~_GEN_324 & _GEN_1654 : ~(_GEN_667 & _GEN_324) & _GEN_1654) : _GEN_1654;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1680 = _GEN_663 ? (_GEN_1674 ? ~_GEN_325 & _GEN_1655 : ~(_GEN_667 & _GEN_325) & _GEN_1655) : _GEN_1655;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1681 = _GEN_663 ? (_GEN_1674 ? ~_GEN_326 & _GEN_1656 : ~(_GEN_667 & _GEN_326) & _GEN_1656) : _GEN_1656;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1682 = _GEN_663 ? (_GEN_1674 ? ~_GEN_327 & _GEN_1657 : ~(_GEN_667 & _GEN_327) & _GEN_1657) : _GEN_1657;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1683 = _GEN_663 ? (_GEN_1674 ? ~_GEN_328 & _GEN_1658 : ~(_GEN_667 & _GEN_328) & _GEN_1658) : _GEN_1658;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1684 = _GEN_663 ? (_GEN_1674 ? ~_GEN_329 & _GEN_1659 : ~(_GEN_667 & _GEN_329) & _GEN_1659) : _GEN_1659;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1685 = _GEN_663 ? (_GEN_1674 ? ~_GEN_330 & _GEN_1660 : ~(_GEN_667 & _GEN_330) & _GEN_1660) : _GEN_1660;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1686 = _GEN_663 ? (_GEN_1674 ? ~_GEN_331 & _GEN_1661 : ~(_GEN_667 & _GEN_331) & _GEN_1661) : _GEN_1661;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1687 = _GEN_663 ? (_GEN_1674 ? ~_GEN_332 & _GEN_1662 : ~(_GEN_667 & _GEN_332) & _GEN_1662) : _GEN_1662;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1688 = _GEN_663 ? (_GEN_1674 ? ~_GEN_333 & _GEN_1663 : ~(_GEN_667 & _GEN_333) & _GEN_1663) : _GEN_1663;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1689 = _GEN_663 ? (_GEN_1674 ? ~_GEN_334 & _GEN_1664 : ~(_GEN_667 & _GEN_334) & _GEN_1664) : _GEN_1664;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1690 = _GEN_663 ? (_GEN_1674 ? ~_GEN_335 & _GEN_1665 : ~(_GEN_667 & _GEN_335) & _GEN_1665) : _GEN_1665;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1691 = _GEN_663 ? (_GEN_1674 ? ~_GEN_336 & _GEN_1666 : ~(_GEN_667 & _GEN_336) & _GEN_1666) : _GEN_1666;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1692 = _GEN_663 ? (_GEN_1674 ? ~_GEN_337 & _GEN_1667 : ~(_GEN_667 & _GEN_337) & _GEN_1667) : _GEN_1667;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1693 = _GEN_663 ? (_GEN_1674 ? ~_GEN_338 & _GEN_1668 : ~(_GEN_667 & _GEN_338) & _GEN_1668) : _GEN_1668;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1694 = _GEN_663 ? (_GEN_1674 ? ~_GEN_339 & _GEN_1669 : ~(_GEN_667 & _GEN_339) & _GEN_1669) : _GEN_1669;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1695 = _GEN_663 ? (_GEN_1674 ? ~_GEN_340 & _GEN_1670 : ~(_GEN_667 & _GEN_340) & _GEN_1670) : _GEN_1670;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1696 = _GEN_663 ? (_GEN_1674 ? ~_GEN_341 & _GEN_1671 : ~(_GEN_667 & _GEN_341) & _GEN_1671) : _GEN_1671;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1697 = _GEN_663 ? (_GEN_1674 ? ~_GEN_342 & _GEN_1672 : ~(_GEN_667 & _GEN_342) & _GEN_1672) : _GEN_1672;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1698 = _GEN_663 ? (_GEN_1674 ? ~_GEN_343 & _GEN_1673 : ~(_GEN_667 & _GEN_343) & _GEN_1673) : _GEN_1673;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1699 = _GEN_672 | _GEN_673;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1700 = _GEN_670 ? (_GEN_1699 ? (|lcam_ldq_idx_0) & _GEN_1675 : ~(_GEN_674 & ~(|lcam_ldq_idx_0)) & _GEN_1675) : _GEN_1675;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1701 = _GEN_670 ? (_GEN_1699 ? ~_GEN_321 & _GEN_1676 : ~(_GEN_674 & _GEN_321) & _GEN_1676) : _GEN_1676;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1702 = _GEN_670 ? (_GEN_1699 ? ~_GEN_322 & _GEN_1677 : ~(_GEN_674 & _GEN_322) & _GEN_1677) : _GEN_1677;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1703 = _GEN_670 ? (_GEN_1699 ? ~_GEN_323 & _GEN_1678 : ~(_GEN_674 & _GEN_323) & _GEN_1678) : _GEN_1678;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1704 = _GEN_670 ? (_GEN_1699 ? ~_GEN_324 & _GEN_1679 : ~(_GEN_674 & _GEN_324) & _GEN_1679) : _GEN_1679;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1705 = _GEN_670 ? (_GEN_1699 ? ~_GEN_325 & _GEN_1680 : ~(_GEN_674 & _GEN_325) & _GEN_1680) : _GEN_1680;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1706 = _GEN_670 ? (_GEN_1699 ? ~_GEN_326 & _GEN_1681 : ~(_GEN_674 & _GEN_326) & _GEN_1681) : _GEN_1681;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1707 = _GEN_670 ? (_GEN_1699 ? ~_GEN_327 & _GEN_1682 : ~(_GEN_674 & _GEN_327) & _GEN_1682) : _GEN_1682;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1708 = _GEN_670 ? (_GEN_1699 ? ~_GEN_328 & _GEN_1683 : ~(_GEN_674 & _GEN_328) & _GEN_1683) : _GEN_1683;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1709 = _GEN_670 ? (_GEN_1699 ? ~_GEN_329 & _GEN_1684 : ~(_GEN_674 & _GEN_329) & _GEN_1684) : _GEN_1684;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1710 = _GEN_670 ? (_GEN_1699 ? ~_GEN_330 & _GEN_1685 : ~(_GEN_674 & _GEN_330) & _GEN_1685) : _GEN_1685;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1711 = _GEN_670 ? (_GEN_1699 ? ~_GEN_331 & _GEN_1686 : ~(_GEN_674 & _GEN_331) & _GEN_1686) : _GEN_1686;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1712 = _GEN_670 ? (_GEN_1699 ? ~_GEN_332 & _GEN_1687 : ~(_GEN_674 & _GEN_332) & _GEN_1687) : _GEN_1687;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1713 = _GEN_670 ? (_GEN_1699 ? ~_GEN_333 & _GEN_1688 : ~(_GEN_674 & _GEN_333) & _GEN_1688) : _GEN_1688;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1714 = _GEN_670 ? (_GEN_1699 ? ~_GEN_334 & _GEN_1689 : ~(_GEN_674 & _GEN_334) & _GEN_1689) : _GEN_1689;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1715 = _GEN_670 ? (_GEN_1699 ? ~_GEN_335 & _GEN_1690 : ~(_GEN_674 & _GEN_335) & _GEN_1690) : _GEN_1690;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1716 = _GEN_670 ? (_GEN_1699 ? ~_GEN_336 & _GEN_1691 : ~(_GEN_674 & _GEN_336) & _GEN_1691) : _GEN_1691;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1717 = _GEN_670 ? (_GEN_1699 ? ~_GEN_337 & _GEN_1692 : ~(_GEN_674 & _GEN_337) & _GEN_1692) : _GEN_1692;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1718 = _GEN_670 ? (_GEN_1699 ? ~_GEN_338 & _GEN_1693 : ~(_GEN_674 & _GEN_338) & _GEN_1693) : _GEN_1693;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1719 = _GEN_670 ? (_GEN_1699 ? ~_GEN_339 & _GEN_1694 : ~(_GEN_674 & _GEN_339) & _GEN_1694) : _GEN_1694;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1720 = _GEN_670 ? (_GEN_1699 ? ~_GEN_340 & _GEN_1695 : ~(_GEN_674 & _GEN_340) & _GEN_1695) : _GEN_1695;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1721 = _GEN_670 ? (_GEN_1699 ? ~_GEN_341 & _GEN_1696 : ~(_GEN_674 & _GEN_341) & _GEN_1696) : _GEN_1696;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1722 = _GEN_670 ? (_GEN_1699 ? ~_GEN_342 & _GEN_1697 : ~(_GEN_674 & _GEN_342) & _GEN_1697) : _GEN_1697;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1723 = _GEN_670 ? (_GEN_1699 ? ~_GEN_343 & _GEN_1698 : ~(_GEN_674 & _GEN_343) & _GEN_1698) : _GEN_1698;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1724 = _GEN_679 | _GEN_680;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1725 = _GEN_677 ? (_GEN_1724 ? (|lcam_ldq_idx_0) & _GEN_1700 : ~(_GEN_681 & ~(|lcam_ldq_idx_0)) & _GEN_1700) : _GEN_1700;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1726 = _GEN_677 ? (_GEN_1724 ? ~_GEN_321 & _GEN_1701 : ~(_GEN_681 & _GEN_321) & _GEN_1701) : _GEN_1701;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1727 = _GEN_677 ? (_GEN_1724 ? ~_GEN_322 & _GEN_1702 : ~(_GEN_681 & _GEN_322) & _GEN_1702) : _GEN_1702;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1728 = _GEN_677 ? (_GEN_1724 ? ~_GEN_323 & _GEN_1703 : ~(_GEN_681 & _GEN_323) & _GEN_1703) : _GEN_1703;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1729 = _GEN_677 ? (_GEN_1724 ? ~_GEN_324 & _GEN_1704 : ~(_GEN_681 & _GEN_324) & _GEN_1704) : _GEN_1704;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1730 = _GEN_677 ? (_GEN_1724 ? ~_GEN_325 & _GEN_1705 : ~(_GEN_681 & _GEN_325) & _GEN_1705) : _GEN_1705;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1731 = _GEN_677 ? (_GEN_1724 ? ~_GEN_326 & _GEN_1706 : ~(_GEN_681 & _GEN_326) & _GEN_1706) : _GEN_1706;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1732 = _GEN_677 ? (_GEN_1724 ? ~_GEN_327 & _GEN_1707 : ~(_GEN_681 & _GEN_327) & _GEN_1707) : _GEN_1707;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1733 = _GEN_677 ? (_GEN_1724 ? ~_GEN_328 & _GEN_1708 : ~(_GEN_681 & _GEN_328) & _GEN_1708) : _GEN_1708;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1734 = _GEN_677 ? (_GEN_1724 ? ~_GEN_329 & _GEN_1709 : ~(_GEN_681 & _GEN_329) & _GEN_1709) : _GEN_1709;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1735 = _GEN_677 ? (_GEN_1724 ? ~_GEN_330 & _GEN_1710 : ~(_GEN_681 & _GEN_330) & _GEN_1710) : _GEN_1710;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1736 = _GEN_677 ? (_GEN_1724 ? ~_GEN_331 & _GEN_1711 : ~(_GEN_681 & _GEN_331) & _GEN_1711) : _GEN_1711;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1737 = _GEN_677 ? (_GEN_1724 ? ~_GEN_332 & _GEN_1712 : ~(_GEN_681 & _GEN_332) & _GEN_1712) : _GEN_1712;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1738 = _GEN_677 ? (_GEN_1724 ? ~_GEN_333 & _GEN_1713 : ~(_GEN_681 & _GEN_333) & _GEN_1713) : _GEN_1713;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1739 = _GEN_677 ? (_GEN_1724 ? ~_GEN_334 & _GEN_1714 : ~(_GEN_681 & _GEN_334) & _GEN_1714) : _GEN_1714;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1740 = _GEN_677 ? (_GEN_1724 ? ~_GEN_335 & _GEN_1715 : ~(_GEN_681 & _GEN_335) & _GEN_1715) : _GEN_1715;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1741 = _GEN_677 ? (_GEN_1724 ? ~_GEN_336 & _GEN_1716 : ~(_GEN_681 & _GEN_336) & _GEN_1716) : _GEN_1716;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1742 = _GEN_677 ? (_GEN_1724 ? ~_GEN_337 & _GEN_1717 : ~(_GEN_681 & _GEN_337) & _GEN_1717) : _GEN_1717;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1743 = _GEN_677 ? (_GEN_1724 ? ~_GEN_338 & _GEN_1718 : ~(_GEN_681 & _GEN_338) & _GEN_1718) : _GEN_1718;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1744 = _GEN_677 ? (_GEN_1724 ? ~_GEN_339 & _GEN_1719 : ~(_GEN_681 & _GEN_339) & _GEN_1719) : _GEN_1719;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1745 = _GEN_677 ? (_GEN_1724 ? ~_GEN_340 & _GEN_1720 : ~(_GEN_681 & _GEN_340) & _GEN_1720) : _GEN_1720;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1746 = _GEN_677 ? (_GEN_1724 ? ~_GEN_341 & _GEN_1721 : ~(_GEN_681 & _GEN_341) & _GEN_1721) : _GEN_1721;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1747 = _GEN_677 ? (_GEN_1724 ? ~_GEN_342 & _GEN_1722 : ~(_GEN_681 & _GEN_342) & _GEN_1722) : _GEN_1722;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1748 = _GEN_677 ? (_GEN_1724 ? ~_GEN_343 & _GEN_1723 : ~(_GEN_681 & _GEN_343) & _GEN_1723) : _GEN_1723;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1749 = _GEN_686 | _GEN_687;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1750 = _GEN_684 ? (_GEN_1749 ? (|lcam_ldq_idx_0) & _GEN_1725 : ~(_GEN_688 & ~(|lcam_ldq_idx_0)) & _GEN_1725) : _GEN_1725;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1751 = _GEN_684 ? (_GEN_1749 ? ~_GEN_321 & _GEN_1726 : ~(_GEN_688 & _GEN_321) & _GEN_1726) : _GEN_1726;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1752 = _GEN_684 ? (_GEN_1749 ? ~_GEN_322 & _GEN_1727 : ~(_GEN_688 & _GEN_322) & _GEN_1727) : _GEN_1727;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1753 = _GEN_684 ? (_GEN_1749 ? ~_GEN_323 & _GEN_1728 : ~(_GEN_688 & _GEN_323) & _GEN_1728) : _GEN_1728;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1754 = _GEN_684 ? (_GEN_1749 ? ~_GEN_324 & _GEN_1729 : ~(_GEN_688 & _GEN_324) & _GEN_1729) : _GEN_1729;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1755 = _GEN_684 ? (_GEN_1749 ? ~_GEN_325 & _GEN_1730 : ~(_GEN_688 & _GEN_325) & _GEN_1730) : _GEN_1730;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1756 = _GEN_684 ? (_GEN_1749 ? ~_GEN_326 & _GEN_1731 : ~(_GEN_688 & _GEN_326) & _GEN_1731) : _GEN_1731;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1757 = _GEN_684 ? (_GEN_1749 ? ~_GEN_327 & _GEN_1732 : ~(_GEN_688 & _GEN_327) & _GEN_1732) : _GEN_1732;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1758 = _GEN_684 ? (_GEN_1749 ? ~_GEN_328 & _GEN_1733 : ~(_GEN_688 & _GEN_328) & _GEN_1733) : _GEN_1733;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1759 = _GEN_684 ? (_GEN_1749 ? ~_GEN_329 & _GEN_1734 : ~(_GEN_688 & _GEN_329) & _GEN_1734) : _GEN_1734;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1760 = _GEN_684 ? (_GEN_1749 ? ~_GEN_330 & _GEN_1735 : ~(_GEN_688 & _GEN_330) & _GEN_1735) : _GEN_1735;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1761 = _GEN_684 ? (_GEN_1749 ? ~_GEN_331 & _GEN_1736 : ~(_GEN_688 & _GEN_331) & _GEN_1736) : _GEN_1736;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1762 = _GEN_684 ? (_GEN_1749 ? ~_GEN_332 & _GEN_1737 : ~(_GEN_688 & _GEN_332) & _GEN_1737) : _GEN_1737;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1763 = _GEN_684 ? (_GEN_1749 ? ~_GEN_333 & _GEN_1738 : ~(_GEN_688 & _GEN_333) & _GEN_1738) : _GEN_1738;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1764 = _GEN_684 ? (_GEN_1749 ? ~_GEN_334 & _GEN_1739 : ~(_GEN_688 & _GEN_334) & _GEN_1739) : _GEN_1739;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1765 = _GEN_684 ? (_GEN_1749 ? ~_GEN_335 & _GEN_1740 : ~(_GEN_688 & _GEN_335) & _GEN_1740) : _GEN_1740;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1766 = _GEN_684 ? (_GEN_1749 ? ~_GEN_336 & _GEN_1741 : ~(_GEN_688 & _GEN_336) & _GEN_1741) : _GEN_1741;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1767 = _GEN_684 ? (_GEN_1749 ? ~_GEN_337 & _GEN_1742 : ~(_GEN_688 & _GEN_337) & _GEN_1742) : _GEN_1742;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1768 = _GEN_684 ? (_GEN_1749 ? ~_GEN_338 & _GEN_1743 : ~(_GEN_688 & _GEN_338) & _GEN_1743) : _GEN_1743;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1769 = _GEN_684 ? (_GEN_1749 ? ~_GEN_339 & _GEN_1744 : ~(_GEN_688 & _GEN_339) & _GEN_1744) : _GEN_1744;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1770 = _GEN_684 ? (_GEN_1749 ? ~_GEN_340 & _GEN_1745 : ~(_GEN_688 & _GEN_340) & _GEN_1745) : _GEN_1745;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1771 = _GEN_684 ? (_GEN_1749 ? ~_GEN_341 & _GEN_1746 : ~(_GEN_688 & _GEN_341) & _GEN_1746) : _GEN_1746;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1772 = _GEN_684 ? (_GEN_1749 ? ~_GEN_342 & _GEN_1747 : ~(_GEN_688 & _GEN_342) & _GEN_1747) : _GEN_1747;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1773 = _GEN_684 ? (_GEN_1749 ? ~_GEN_343 & _GEN_1748 : ~(_GEN_688 & _GEN_343) & _GEN_1748) : _GEN_1748;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1774 = _GEN_693 | _GEN_694;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1775 = _GEN_691 ? (_GEN_1774 ? (|lcam_ldq_idx_0) & _GEN_1750 : ~(_GEN_695 & ~(|lcam_ldq_idx_0)) & _GEN_1750) : _GEN_1750;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1776 = _GEN_691 ? (_GEN_1774 ? ~_GEN_321 & _GEN_1751 : ~(_GEN_695 & _GEN_321) & _GEN_1751) : _GEN_1751;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1777 = _GEN_691 ? (_GEN_1774 ? ~_GEN_322 & _GEN_1752 : ~(_GEN_695 & _GEN_322) & _GEN_1752) : _GEN_1752;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1778 = _GEN_691 ? (_GEN_1774 ? ~_GEN_323 & _GEN_1753 : ~(_GEN_695 & _GEN_323) & _GEN_1753) : _GEN_1753;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1779 = _GEN_691 ? (_GEN_1774 ? ~_GEN_324 & _GEN_1754 : ~(_GEN_695 & _GEN_324) & _GEN_1754) : _GEN_1754;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1780 = _GEN_691 ? (_GEN_1774 ? ~_GEN_325 & _GEN_1755 : ~(_GEN_695 & _GEN_325) & _GEN_1755) : _GEN_1755;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1781 = _GEN_691 ? (_GEN_1774 ? ~_GEN_326 & _GEN_1756 : ~(_GEN_695 & _GEN_326) & _GEN_1756) : _GEN_1756;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1782 = _GEN_691 ? (_GEN_1774 ? ~_GEN_327 & _GEN_1757 : ~(_GEN_695 & _GEN_327) & _GEN_1757) : _GEN_1757;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1783 = _GEN_691 ? (_GEN_1774 ? ~_GEN_328 & _GEN_1758 : ~(_GEN_695 & _GEN_328) & _GEN_1758) : _GEN_1758;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1784 = _GEN_691 ? (_GEN_1774 ? ~_GEN_329 & _GEN_1759 : ~(_GEN_695 & _GEN_329) & _GEN_1759) : _GEN_1759;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1785 = _GEN_691 ? (_GEN_1774 ? ~_GEN_330 & _GEN_1760 : ~(_GEN_695 & _GEN_330) & _GEN_1760) : _GEN_1760;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1786 = _GEN_691 ? (_GEN_1774 ? ~_GEN_331 & _GEN_1761 : ~(_GEN_695 & _GEN_331) & _GEN_1761) : _GEN_1761;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1787 = _GEN_691 ? (_GEN_1774 ? ~_GEN_332 & _GEN_1762 : ~(_GEN_695 & _GEN_332) & _GEN_1762) : _GEN_1762;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1788 = _GEN_691 ? (_GEN_1774 ? ~_GEN_333 & _GEN_1763 : ~(_GEN_695 & _GEN_333) & _GEN_1763) : _GEN_1763;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1789 = _GEN_691 ? (_GEN_1774 ? ~_GEN_334 & _GEN_1764 : ~(_GEN_695 & _GEN_334) & _GEN_1764) : _GEN_1764;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1790 = _GEN_691 ? (_GEN_1774 ? ~_GEN_335 & _GEN_1765 : ~(_GEN_695 & _GEN_335) & _GEN_1765) : _GEN_1765;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1791 = _GEN_691 ? (_GEN_1774 ? ~_GEN_336 & _GEN_1766 : ~(_GEN_695 & _GEN_336) & _GEN_1766) : _GEN_1766;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1792 = _GEN_691 ? (_GEN_1774 ? ~_GEN_337 & _GEN_1767 : ~(_GEN_695 & _GEN_337) & _GEN_1767) : _GEN_1767;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1793 = _GEN_691 ? (_GEN_1774 ? ~_GEN_338 & _GEN_1768 : ~(_GEN_695 & _GEN_338) & _GEN_1768) : _GEN_1768;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1794 = _GEN_691 ? (_GEN_1774 ? ~_GEN_339 & _GEN_1769 : ~(_GEN_695 & _GEN_339) & _GEN_1769) : _GEN_1769;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1795 = _GEN_691 ? (_GEN_1774 ? ~_GEN_340 & _GEN_1770 : ~(_GEN_695 & _GEN_340) & _GEN_1770) : _GEN_1770;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1796 = _GEN_691 ? (_GEN_1774 ? ~_GEN_341 & _GEN_1771 : ~(_GEN_695 & _GEN_341) & _GEN_1771) : _GEN_1771;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1797 = _GEN_691 ? (_GEN_1774 ? ~_GEN_342 & _GEN_1772 : ~(_GEN_695 & _GEN_342) & _GEN_1772) : _GEN_1772;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1798 = _GEN_691 ? (_GEN_1774 ? ~_GEN_343 & _GEN_1773 : ~(_GEN_695 & _GEN_343) & _GEN_1773) : _GEN_1773;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1799 = _GEN_700 | _GEN_701;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1800 = _GEN_698 ? (_GEN_1799 ? (|lcam_ldq_idx_0) & _GEN_1775 : ~(_GEN_702 & ~(|lcam_ldq_idx_0)) & _GEN_1775) : _GEN_1775;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1801 = _GEN_698 ? (_GEN_1799 ? ~_GEN_321 & _GEN_1776 : ~(_GEN_702 & _GEN_321) & _GEN_1776) : _GEN_1776;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1802 = _GEN_698 ? (_GEN_1799 ? ~_GEN_322 & _GEN_1777 : ~(_GEN_702 & _GEN_322) & _GEN_1777) : _GEN_1777;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1803 = _GEN_698 ? (_GEN_1799 ? ~_GEN_323 & _GEN_1778 : ~(_GEN_702 & _GEN_323) & _GEN_1778) : _GEN_1778;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1804 = _GEN_698 ? (_GEN_1799 ? ~_GEN_324 & _GEN_1779 : ~(_GEN_702 & _GEN_324) & _GEN_1779) : _GEN_1779;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1805 = _GEN_698 ? (_GEN_1799 ? ~_GEN_325 & _GEN_1780 : ~(_GEN_702 & _GEN_325) & _GEN_1780) : _GEN_1780;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1806 = _GEN_698 ? (_GEN_1799 ? ~_GEN_326 & _GEN_1781 : ~(_GEN_702 & _GEN_326) & _GEN_1781) : _GEN_1781;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1807 = _GEN_698 ? (_GEN_1799 ? ~_GEN_327 & _GEN_1782 : ~(_GEN_702 & _GEN_327) & _GEN_1782) : _GEN_1782;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1808 = _GEN_698 ? (_GEN_1799 ? ~_GEN_328 & _GEN_1783 : ~(_GEN_702 & _GEN_328) & _GEN_1783) : _GEN_1783;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1809 = _GEN_698 ? (_GEN_1799 ? ~_GEN_329 & _GEN_1784 : ~(_GEN_702 & _GEN_329) & _GEN_1784) : _GEN_1784;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1810 = _GEN_698 ? (_GEN_1799 ? ~_GEN_330 & _GEN_1785 : ~(_GEN_702 & _GEN_330) & _GEN_1785) : _GEN_1785;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1811 = _GEN_698 ? (_GEN_1799 ? ~_GEN_331 & _GEN_1786 : ~(_GEN_702 & _GEN_331) & _GEN_1786) : _GEN_1786;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1812 = _GEN_698 ? (_GEN_1799 ? ~_GEN_332 & _GEN_1787 : ~(_GEN_702 & _GEN_332) & _GEN_1787) : _GEN_1787;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1813 = _GEN_698 ? (_GEN_1799 ? ~_GEN_333 & _GEN_1788 : ~(_GEN_702 & _GEN_333) & _GEN_1788) : _GEN_1788;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1814 = _GEN_698 ? (_GEN_1799 ? ~_GEN_334 & _GEN_1789 : ~(_GEN_702 & _GEN_334) & _GEN_1789) : _GEN_1789;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1815 = _GEN_698 ? (_GEN_1799 ? ~_GEN_335 & _GEN_1790 : ~(_GEN_702 & _GEN_335) & _GEN_1790) : _GEN_1790;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1816 = _GEN_698 ? (_GEN_1799 ? ~_GEN_336 & _GEN_1791 : ~(_GEN_702 & _GEN_336) & _GEN_1791) : _GEN_1791;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1817 = _GEN_698 ? (_GEN_1799 ? ~_GEN_337 & _GEN_1792 : ~(_GEN_702 & _GEN_337) & _GEN_1792) : _GEN_1792;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1818 = _GEN_698 ? (_GEN_1799 ? ~_GEN_338 & _GEN_1793 : ~(_GEN_702 & _GEN_338) & _GEN_1793) : _GEN_1793;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1819 = _GEN_698 ? (_GEN_1799 ? ~_GEN_339 & _GEN_1794 : ~(_GEN_702 & _GEN_339) & _GEN_1794) : _GEN_1794;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1820 = _GEN_698 ? (_GEN_1799 ? ~_GEN_340 & _GEN_1795 : ~(_GEN_702 & _GEN_340) & _GEN_1795) : _GEN_1795;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1821 = _GEN_698 ? (_GEN_1799 ? ~_GEN_341 & _GEN_1796 : ~(_GEN_702 & _GEN_341) & _GEN_1796) : _GEN_1796;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1822 = _GEN_698 ? (_GEN_1799 ? ~_GEN_342 & _GEN_1797 : ~(_GEN_702 & _GEN_342) & _GEN_1797) : _GEN_1797;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1823 = _GEN_698 ? (_GEN_1799 ? ~_GEN_343 & _GEN_1798 : ~(_GEN_702 & _GEN_343) & _GEN_1798) : _GEN_1798;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1824 = _GEN_707 | _GEN_708;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1825 = _GEN_705 ? (_GEN_1824 ? (|lcam_ldq_idx_0) & _GEN_1800 : ~(_GEN_709 & ~(|lcam_ldq_idx_0)) & _GEN_1800) : _GEN_1800;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1826 = _GEN_705 ? (_GEN_1824 ? ~_GEN_321 & _GEN_1801 : ~(_GEN_709 & _GEN_321) & _GEN_1801) : _GEN_1801;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1827 = _GEN_705 ? (_GEN_1824 ? ~_GEN_322 & _GEN_1802 : ~(_GEN_709 & _GEN_322) & _GEN_1802) : _GEN_1802;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1828 = _GEN_705 ? (_GEN_1824 ? ~_GEN_323 & _GEN_1803 : ~(_GEN_709 & _GEN_323) & _GEN_1803) : _GEN_1803;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1829 = _GEN_705 ? (_GEN_1824 ? ~_GEN_324 & _GEN_1804 : ~(_GEN_709 & _GEN_324) & _GEN_1804) : _GEN_1804;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1830 = _GEN_705 ? (_GEN_1824 ? ~_GEN_325 & _GEN_1805 : ~(_GEN_709 & _GEN_325) & _GEN_1805) : _GEN_1805;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1831 = _GEN_705 ? (_GEN_1824 ? ~_GEN_326 & _GEN_1806 : ~(_GEN_709 & _GEN_326) & _GEN_1806) : _GEN_1806;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1832 = _GEN_705 ? (_GEN_1824 ? ~_GEN_327 & _GEN_1807 : ~(_GEN_709 & _GEN_327) & _GEN_1807) : _GEN_1807;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1833 = _GEN_705 ? (_GEN_1824 ? ~_GEN_328 & _GEN_1808 : ~(_GEN_709 & _GEN_328) & _GEN_1808) : _GEN_1808;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1834 = _GEN_705 ? (_GEN_1824 ? ~_GEN_329 & _GEN_1809 : ~(_GEN_709 & _GEN_329) & _GEN_1809) : _GEN_1809;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1835 = _GEN_705 ? (_GEN_1824 ? ~_GEN_330 & _GEN_1810 : ~(_GEN_709 & _GEN_330) & _GEN_1810) : _GEN_1810;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1836 = _GEN_705 ? (_GEN_1824 ? ~_GEN_331 & _GEN_1811 : ~(_GEN_709 & _GEN_331) & _GEN_1811) : _GEN_1811;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1837 = _GEN_705 ? (_GEN_1824 ? ~_GEN_332 & _GEN_1812 : ~(_GEN_709 & _GEN_332) & _GEN_1812) : _GEN_1812;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1838 = _GEN_705 ? (_GEN_1824 ? ~_GEN_333 & _GEN_1813 : ~(_GEN_709 & _GEN_333) & _GEN_1813) : _GEN_1813;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1839 = _GEN_705 ? (_GEN_1824 ? ~_GEN_334 & _GEN_1814 : ~(_GEN_709 & _GEN_334) & _GEN_1814) : _GEN_1814;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1840 = _GEN_705 ? (_GEN_1824 ? ~_GEN_335 & _GEN_1815 : ~(_GEN_709 & _GEN_335) & _GEN_1815) : _GEN_1815;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1841 = _GEN_705 ? (_GEN_1824 ? ~_GEN_336 & _GEN_1816 : ~(_GEN_709 & _GEN_336) & _GEN_1816) : _GEN_1816;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1842 = _GEN_705 ? (_GEN_1824 ? ~_GEN_337 & _GEN_1817 : ~(_GEN_709 & _GEN_337) & _GEN_1817) : _GEN_1817;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1843 = _GEN_705 ? (_GEN_1824 ? ~_GEN_338 & _GEN_1818 : ~(_GEN_709 & _GEN_338) & _GEN_1818) : _GEN_1818;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1844 = _GEN_705 ? (_GEN_1824 ? ~_GEN_339 & _GEN_1819 : ~(_GEN_709 & _GEN_339) & _GEN_1819) : _GEN_1819;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1845 = _GEN_705 ? (_GEN_1824 ? ~_GEN_340 & _GEN_1820 : ~(_GEN_709 & _GEN_340) & _GEN_1820) : _GEN_1820;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1846 = _GEN_705 ? (_GEN_1824 ? ~_GEN_341 & _GEN_1821 : ~(_GEN_709 & _GEN_341) & _GEN_1821) : _GEN_1821;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1847 = _GEN_705 ? (_GEN_1824 ? ~_GEN_342 & _GEN_1822 : ~(_GEN_709 & _GEN_342) & _GEN_1822) : _GEN_1822;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1848 = _GEN_705 ? (_GEN_1824 ? ~_GEN_343 & _GEN_1823 : ~(_GEN_709 & _GEN_343) & _GEN_1823) : _GEN_1823;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1849 = _GEN_714 | _GEN_715;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1850 = _GEN_712 ? (_GEN_1849 ? (|lcam_ldq_idx_0) & _GEN_1825 : ~(_GEN_716 & ~(|lcam_ldq_idx_0)) & _GEN_1825) : _GEN_1825;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1851 = _GEN_712 ? (_GEN_1849 ? ~_GEN_321 & _GEN_1826 : ~(_GEN_716 & _GEN_321) & _GEN_1826) : _GEN_1826;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1852 = _GEN_712 ? (_GEN_1849 ? ~_GEN_322 & _GEN_1827 : ~(_GEN_716 & _GEN_322) & _GEN_1827) : _GEN_1827;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1853 = _GEN_712 ? (_GEN_1849 ? ~_GEN_323 & _GEN_1828 : ~(_GEN_716 & _GEN_323) & _GEN_1828) : _GEN_1828;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1854 = _GEN_712 ? (_GEN_1849 ? ~_GEN_324 & _GEN_1829 : ~(_GEN_716 & _GEN_324) & _GEN_1829) : _GEN_1829;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1855 = _GEN_712 ? (_GEN_1849 ? ~_GEN_325 & _GEN_1830 : ~(_GEN_716 & _GEN_325) & _GEN_1830) : _GEN_1830;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1856 = _GEN_712 ? (_GEN_1849 ? ~_GEN_326 & _GEN_1831 : ~(_GEN_716 & _GEN_326) & _GEN_1831) : _GEN_1831;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1857 = _GEN_712 ? (_GEN_1849 ? ~_GEN_327 & _GEN_1832 : ~(_GEN_716 & _GEN_327) & _GEN_1832) : _GEN_1832;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1858 = _GEN_712 ? (_GEN_1849 ? ~_GEN_328 & _GEN_1833 : ~(_GEN_716 & _GEN_328) & _GEN_1833) : _GEN_1833;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1859 = _GEN_712 ? (_GEN_1849 ? ~_GEN_329 & _GEN_1834 : ~(_GEN_716 & _GEN_329) & _GEN_1834) : _GEN_1834;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1860 = _GEN_712 ? (_GEN_1849 ? ~_GEN_330 & _GEN_1835 : ~(_GEN_716 & _GEN_330) & _GEN_1835) : _GEN_1835;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1861 = _GEN_712 ? (_GEN_1849 ? ~_GEN_331 & _GEN_1836 : ~(_GEN_716 & _GEN_331) & _GEN_1836) : _GEN_1836;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1862 = _GEN_712 ? (_GEN_1849 ? ~_GEN_332 & _GEN_1837 : ~(_GEN_716 & _GEN_332) & _GEN_1837) : _GEN_1837;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1863 = _GEN_712 ? (_GEN_1849 ? ~_GEN_333 & _GEN_1838 : ~(_GEN_716 & _GEN_333) & _GEN_1838) : _GEN_1838;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1864 = _GEN_712 ? (_GEN_1849 ? ~_GEN_334 & _GEN_1839 : ~(_GEN_716 & _GEN_334) & _GEN_1839) : _GEN_1839;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1865 = _GEN_712 ? (_GEN_1849 ? ~_GEN_335 & _GEN_1840 : ~(_GEN_716 & _GEN_335) & _GEN_1840) : _GEN_1840;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1866 = _GEN_712 ? (_GEN_1849 ? ~_GEN_336 & _GEN_1841 : ~(_GEN_716 & _GEN_336) & _GEN_1841) : _GEN_1841;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1867 = _GEN_712 ? (_GEN_1849 ? ~_GEN_337 & _GEN_1842 : ~(_GEN_716 & _GEN_337) & _GEN_1842) : _GEN_1842;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1868 = _GEN_712 ? (_GEN_1849 ? ~_GEN_338 & _GEN_1843 : ~(_GEN_716 & _GEN_338) & _GEN_1843) : _GEN_1843;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1869 = _GEN_712 ? (_GEN_1849 ? ~_GEN_339 & _GEN_1844 : ~(_GEN_716 & _GEN_339) & _GEN_1844) : _GEN_1844;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1870 = _GEN_712 ? (_GEN_1849 ? ~_GEN_340 & _GEN_1845 : ~(_GEN_716 & _GEN_340) & _GEN_1845) : _GEN_1845;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1871 = _GEN_712 ? (_GEN_1849 ? ~_GEN_341 & _GEN_1846 : ~(_GEN_716 & _GEN_341) & _GEN_1846) : _GEN_1846;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1872 = _GEN_712 ? (_GEN_1849 ? ~_GEN_342 & _GEN_1847 : ~(_GEN_716 & _GEN_342) & _GEN_1847) : _GEN_1847;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1873 = _GEN_712 ? (_GEN_1849 ? ~_GEN_343 & _GEN_1848 : ~(_GEN_716 & _GEN_343) & _GEN_1848) : _GEN_1848;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1874 = _GEN_721 | _GEN_722;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1875 = _GEN_719 ? (_GEN_1874 ? (|lcam_ldq_idx_0) & _GEN_1850 : ~(_GEN_723 & ~(|lcam_ldq_idx_0)) & _GEN_1850) : _GEN_1850;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1876 = _GEN_719 ? (_GEN_1874 ? ~_GEN_321 & _GEN_1851 : ~(_GEN_723 & _GEN_321) & _GEN_1851) : _GEN_1851;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1877 = _GEN_719 ? (_GEN_1874 ? ~_GEN_322 & _GEN_1852 : ~(_GEN_723 & _GEN_322) & _GEN_1852) : _GEN_1852;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1878 = _GEN_719 ? (_GEN_1874 ? ~_GEN_323 & _GEN_1853 : ~(_GEN_723 & _GEN_323) & _GEN_1853) : _GEN_1853;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1879 = _GEN_719 ? (_GEN_1874 ? ~_GEN_324 & _GEN_1854 : ~(_GEN_723 & _GEN_324) & _GEN_1854) : _GEN_1854;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1880 = _GEN_719 ? (_GEN_1874 ? ~_GEN_325 & _GEN_1855 : ~(_GEN_723 & _GEN_325) & _GEN_1855) : _GEN_1855;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1881 = _GEN_719 ? (_GEN_1874 ? ~_GEN_326 & _GEN_1856 : ~(_GEN_723 & _GEN_326) & _GEN_1856) : _GEN_1856;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1882 = _GEN_719 ? (_GEN_1874 ? ~_GEN_327 & _GEN_1857 : ~(_GEN_723 & _GEN_327) & _GEN_1857) : _GEN_1857;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1883 = _GEN_719 ? (_GEN_1874 ? ~_GEN_328 & _GEN_1858 : ~(_GEN_723 & _GEN_328) & _GEN_1858) : _GEN_1858;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1884 = _GEN_719 ? (_GEN_1874 ? ~_GEN_329 & _GEN_1859 : ~(_GEN_723 & _GEN_329) & _GEN_1859) : _GEN_1859;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1885 = _GEN_719 ? (_GEN_1874 ? ~_GEN_330 & _GEN_1860 : ~(_GEN_723 & _GEN_330) & _GEN_1860) : _GEN_1860;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1886 = _GEN_719 ? (_GEN_1874 ? ~_GEN_331 & _GEN_1861 : ~(_GEN_723 & _GEN_331) & _GEN_1861) : _GEN_1861;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1887 = _GEN_719 ? (_GEN_1874 ? ~_GEN_332 & _GEN_1862 : ~(_GEN_723 & _GEN_332) & _GEN_1862) : _GEN_1862;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1888 = _GEN_719 ? (_GEN_1874 ? ~_GEN_333 & _GEN_1863 : ~(_GEN_723 & _GEN_333) & _GEN_1863) : _GEN_1863;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1889 = _GEN_719 ? (_GEN_1874 ? ~_GEN_334 & _GEN_1864 : ~(_GEN_723 & _GEN_334) & _GEN_1864) : _GEN_1864;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1890 = _GEN_719 ? (_GEN_1874 ? ~_GEN_335 & _GEN_1865 : ~(_GEN_723 & _GEN_335) & _GEN_1865) : _GEN_1865;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1891 = _GEN_719 ? (_GEN_1874 ? ~_GEN_336 & _GEN_1866 : ~(_GEN_723 & _GEN_336) & _GEN_1866) : _GEN_1866;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1892 = _GEN_719 ? (_GEN_1874 ? ~_GEN_337 & _GEN_1867 : ~(_GEN_723 & _GEN_337) & _GEN_1867) : _GEN_1867;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1893 = _GEN_719 ? (_GEN_1874 ? ~_GEN_338 & _GEN_1868 : ~(_GEN_723 & _GEN_338) & _GEN_1868) : _GEN_1868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1894 = _GEN_719 ? (_GEN_1874 ? ~_GEN_339 & _GEN_1869 : ~(_GEN_723 & _GEN_339) & _GEN_1869) : _GEN_1869;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1895 = _GEN_719 ? (_GEN_1874 ? ~_GEN_340 & _GEN_1870 : ~(_GEN_723 & _GEN_340) & _GEN_1870) : _GEN_1870;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1896 = _GEN_719 ? (_GEN_1874 ? ~_GEN_341 & _GEN_1871 : ~(_GEN_723 & _GEN_341) & _GEN_1871) : _GEN_1871;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1897 = _GEN_719 ? (_GEN_1874 ? ~_GEN_342 & _GEN_1872 : ~(_GEN_723 & _GEN_342) & _GEN_1872) : _GEN_1872;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1898 = _GEN_719 ? (_GEN_1874 ? ~_GEN_343 & _GEN_1873 : ~(_GEN_723 & _GEN_343) & _GEN_1873) : _GEN_1873;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1899 = _GEN_728 | _GEN_729;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1900 = _GEN_726 ? (_GEN_1899 ? (|lcam_ldq_idx_0) & _GEN_1875 : ~(_GEN_730 & ~(|lcam_ldq_idx_0)) & _GEN_1875) : _GEN_1875;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1901 = _GEN_726 ? (_GEN_1899 ? ~_GEN_321 & _GEN_1876 : ~(_GEN_730 & _GEN_321) & _GEN_1876) : _GEN_1876;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1902 = _GEN_726 ? (_GEN_1899 ? ~_GEN_322 & _GEN_1877 : ~(_GEN_730 & _GEN_322) & _GEN_1877) : _GEN_1877;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1903 = _GEN_726 ? (_GEN_1899 ? ~_GEN_323 & _GEN_1878 : ~(_GEN_730 & _GEN_323) & _GEN_1878) : _GEN_1878;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1904 = _GEN_726 ? (_GEN_1899 ? ~_GEN_324 & _GEN_1879 : ~(_GEN_730 & _GEN_324) & _GEN_1879) : _GEN_1879;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1905 = _GEN_726 ? (_GEN_1899 ? ~_GEN_325 & _GEN_1880 : ~(_GEN_730 & _GEN_325) & _GEN_1880) : _GEN_1880;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1906 = _GEN_726 ? (_GEN_1899 ? ~_GEN_326 & _GEN_1881 : ~(_GEN_730 & _GEN_326) & _GEN_1881) : _GEN_1881;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1907 = _GEN_726 ? (_GEN_1899 ? ~_GEN_327 & _GEN_1882 : ~(_GEN_730 & _GEN_327) & _GEN_1882) : _GEN_1882;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1908 = _GEN_726 ? (_GEN_1899 ? ~_GEN_328 & _GEN_1883 : ~(_GEN_730 & _GEN_328) & _GEN_1883) : _GEN_1883;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1909 = _GEN_726 ? (_GEN_1899 ? ~_GEN_329 & _GEN_1884 : ~(_GEN_730 & _GEN_329) & _GEN_1884) : _GEN_1884;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1910 = _GEN_726 ? (_GEN_1899 ? ~_GEN_330 & _GEN_1885 : ~(_GEN_730 & _GEN_330) & _GEN_1885) : _GEN_1885;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1911 = _GEN_726 ? (_GEN_1899 ? ~_GEN_331 & _GEN_1886 : ~(_GEN_730 & _GEN_331) & _GEN_1886) : _GEN_1886;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1912 = _GEN_726 ? (_GEN_1899 ? ~_GEN_332 & _GEN_1887 : ~(_GEN_730 & _GEN_332) & _GEN_1887) : _GEN_1887;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1913 = _GEN_726 ? (_GEN_1899 ? ~_GEN_333 & _GEN_1888 : ~(_GEN_730 & _GEN_333) & _GEN_1888) : _GEN_1888;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1914 = _GEN_726 ? (_GEN_1899 ? ~_GEN_334 & _GEN_1889 : ~(_GEN_730 & _GEN_334) & _GEN_1889) : _GEN_1889;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1915 = _GEN_726 ? (_GEN_1899 ? ~_GEN_335 & _GEN_1890 : ~(_GEN_730 & _GEN_335) & _GEN_1890) : _GEN_1890;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1916 = _GEN_726 ? (_GEN_1899 ? ~_GEN_336 & _GEN_1891 : ~(_GEN_730 & _GEN_336) & _GEN_1891) : _GEN_1891;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1917 = _GEN_726 ? (_GEN_1899 ? ~_GEN_337 & _GEN_1892 : ~(_GEN_730 & _GEN_337) & _GEN_1892) : _GEN_1892;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1918 = _GEN_726 ? (_GEN_1899 ? ~_GEN_338 & _GEN_1893 : ~(_GEN_730 & _GEN_338) & _GEN_1893) : _GEN_1893;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1919 = _GEN_726 ? (_GEN_1899 ? ~_GEN_339 & _GEN_1894 : ~(_GEN_730 & _GEN_339) & _GEN_1894) : _GEN_1894;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1920 = _GEN_726 ? (_GEN_1899 ? ~_GEN_340 & _GEN_1895 : ~(_GEN_730 & _GEN_340) & _GEN_1895) : _GEN_1895;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1921 = _GEN_726 ? (_GEN_1899 ? ~_GEN_341 & _GEN_1896 : ~(_GEN_730 & _GEN_341) & _GEN_1896) : _GEN_1896;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1922 = _GEN_726 ? (_GEN_1899 ? ~_GEN_342 & _GEN_1897 : ~(_GEN_730 & _GEN_342) & _GEN_1897) : _GEN_1897;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1923 = _GEN_726 ? (_GEN_1899 ? ~_GEN_343 & _GEN_1898 : ~(_GEN_730 & _GEN_343) & _GEN_1898) : _GEN_1898;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1924 = _GEN_735 | _GEN_736;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1925 = _GEN_733 ? (_GEN_1924 ? (|lcam_ldq_idx_0) & _GEN_1900 : ~(_GEN_737 & ~(|lcam_ldq_idx_0)) & _GEN_1900) : _GEN_1900;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1926 = _GEN_733 ? (_GEN_1924 ? ~_GEN_321 & _GEN_1901 : ~(_GEN_737 & _GEN_321) & _GEN_1901) : _GEN_1901;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1927 = _GEN_733 ? (_GEN_1924 ? ~_GEN_322 & _GEN_1902 : ~(_GEN_737 & _GEN_322) & _GEN_1902) : _GEN_1902;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1928 = _GEN_733 ? (_GEN_1924 ? ~_GEN_323 & _GEN_1903 : ~(_GEN_737 & _GEN_323) & _GEN_1903) : _GEN_1903;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1929 = _GEN_733 ? (_GEN_1924 ? ~_GEN_324 & _GEN_1904 : ~(_GEN_737 & _GEN_324) & _GEN_1904) : _GEN_1904;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1930 = _GEN_733 ? (_GEN_1924 ? ~_GEN_325 & _GEN_1905 : ~(_GEN_737 & _GEN_325) & _GEN_1905) : _GEN_1905;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1931 = _GEN_733 ? (_GEN_1924 ? ~_GEN_326 & _GEN_1906 : ~(_GEN_737 & _GEN_326) & _GEN_1906) : _GEN_1906;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1932 = _GEN_733 ? (_GEN_1924 ? ~_GEN_327 & _GEN_1907 : ~(_GEN_737 & _GEN_327) & _GEN_1907) : _GEN_1907;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1933 = _GEN_733 ? (_GEN_1924 ? ~_GEN_328 & _GEN_1908 : ~(_GEN_737 & _GEN_328) & _GEN_1908) : _GEN_1908;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1934 = _GEN_733 ? (_GEN_1924 ? ~_GEN_329 & _GEN_1909 : ~(_GEN_737 & _GEN_329) & _GEN_1909) : _GEN_1909;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1935 = _GEN_733 ? (_GEN_1924 ? ~_GEN_330 & _GEN_1910 : ~(_GEN_737 & _GEN_330) & _GEN_1910) : _GEN_1910;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1936 = _GEN_733 ? (_GEN_1924 ? ~_GEN_331 & _GEN_1911 : ~(_GEN_737 & _GEN_331) & _GEN_1911) : _GEN_1911;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1937 = _GEN_733 ? (_GEN_1924 ? ~_GEN_332 & _GEN_1912 : ~(_GEN_737 & _GEN_332) & _GEN_1912) : _GEN_1912;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1938 = _GEN_733 ? (_GEN_1924 ? ~_GEN_333 & _GEN_1913 : ~(_GEN_737 & _GEN_333) & _GEN_1913) : _GEN_1913;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1939 = _GEN_733 ? (_GEN_1924 ? ~_GEN_334 & _GEN_1914 : ~(_GEN_737 & _GEN_334) & _GEN_1914) : _GEN_1914;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1940 = _GEN_733 ? (_GEN_1924 ? ~_GEN_335 & _GEN_1915 : ~(_GEN_737 & _GEN_335) & _GEN_1915) : _GEN_1915;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1941 = _GEN_733 ? (_GEN_1924 ? ~_GEN_336 & _GEN_1916 : ~(_GEN_737 & _GEN_336) & _GEN_1916) : _GEN_1916;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1942 = _GEN_733 ? (_GEN_1924 ? ~_GEN_337 & _GEN_1917 : ~(_GEN_737 & _GEN_337) & _GEN_1917) : _GEN_1917;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1943 = _GEN_733 ? (_GEN_1924 ? ~_GEN_338 & _GEN_1918 : ~(_GEN_737 & _GEN_338) & _GEN_1918) : _GEN_1918;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1944 = _GEN_733 ? (_GEN_1924 ? ~_GEN_339 & _GEN_1919 : ~(_GEN_737 & _GEN_339) & _GEN_1919) : _GEN_1919;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1945 = _GEN_733 ? (_GEN_1924 ? ~_GEN_340 & _GEN_1920 : ~(_GEN_737 & _GEN_340) & _GEN_1920) : _GEN_1920;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1946 = _GEN_733 ? (_GEN_1924 ? ~_GEN_341 & _GEN_1921 : ~(_GEN_737 & _GEN_341) & _GEN_1921) : _GEN_1921;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1947 = _GEN_733 ? (_GEN_1924 ? ~_GEN_342 & _GEN_1922 : ~(_GEN_737 & _GEN_342) & _GEN_1922) : _GEN_1922;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1948 = _GEN_733 ? (_GEN_1924 ? ~_GEN_343 & _GEN_1923 : ~(_GEN_737 & _GEN_343) & _GEN_1923) : _GEN_1923;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1949 = _GEN_742 | _GEN_743;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1950 = _GEN_740 ? (_GEN_1949 ? (|lcam_ldq_idx_0) & _GEN_1925 : ~(_GEN_744 & ~(|lcam_ldq_idx_0)) & _GEN_1925) : _GEN_1925;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1951 = _GEN_740 ? (_GEN_1949 ? ~_GEN_321 & _GEN_1926 : ~(_GEN_744 & _GEN_321) & _GEN_1926) : _GEN_1926;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1952 = _GEN_740 ? (_GEN_1949 ? ~_GEN_322 & _GEN_1927 : ~(_GEN_744 & _GEN_322) & _GEN_1927) : _GEN_1927;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1953 = _GEN_740 ? (_GEN_1949 ? ~_GEN_323 & _GEN_1928 : ~(_GEN_744 & _GEN_323) & _GEN_1928) : _GEN_1928;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1954 = _GEN_740 ? (_GEN_1949 ? ~_GEN_324 & _GEN_1929 : ~(_GEN_744 & _GEN_324) & _GEN_1929) : _GEN_1929;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1955 = _GEN_740 ? (_GEN_1949 ? ~_GEN_325 & _GEN_1930 : ~(_GEN_744 & _GEN_325) & _GEN_1930) : _GEN_1930;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1956 = _GEN_740 ? (_GEN_1949 ? ~_GEN_326 & _GEN_1931 : ~(_GEN_744 & _GEN_326) & _GEN_1931) : _GEN_1931;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1957 = _GEN_740 ? (_GEN_1949 ? ~_GEN_327 & _GEN_1932 : ~(_GEN_744 & _GEN_327) & _GEN_1932) : _GEN_1932;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1958 = _GEN_740 ? (_GEN_1949 ? ~_GEN_328 & _GEN_1933 : ~(_GEN_744 & _GEN_328) & _GEN_1933) : _GEN_1933;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1959 = _GEN_740 ? (_GEN_1949 ? ~_GEN_329 & _GEN_1934 : ~(_GEN_744 & _GEN_329) & _GEN_1934) : _GEN_1934;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1960 = _GEN_740 ? (_GEN_1949 ? ~_GEN_330 & _GEN_1935 : ~(_GEN_744 & _GEN_330) & _GEN_1935) : _GEN_1935;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1961 = _GEN_740 ? (_GEN_1949 ? ~_GEN_331 & _GEN_1936 : ~(_GEN_744 & _GEN_331) & _GEN_1936) : _GEN_1936;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1962 = _GEN_740 ? (_GEN_1949 ? ~_GEN_332 & _GEN_1937 : ~(_GEN_744 & _GEN_332) & _GEN_1937) : _GEN_1937;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1963 = _GEN_740 ? (_GEN_1949 ? ~_GEN_333 & _GEN_1938 : ~(_GEN_744 & _GEN_333) & _GEN_1938) : _GEN_1938;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1964 = _GEN_740 ? (_GEN_1949 ? ~_GEN_334 & _GEN_1939 : ~(_GEN_744 & _GEN_334) & _GEN_1939) : _GEN_1939;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1965 = _GEN_740 ? (_GEN_1949 ? ~_GEN_335 & _GEN_1940 : ~(_GEN_744 & _GEN_335) & _GEN_1940) : _GEN_1940;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1966 = _GEN_740 ? (_GEN_1949 ? ~_GEN_336 & _GEN_1941 : ~(_GEN_744 & _GEN_336) & _GEN_1941) : _GEN_1941;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1967 = _GEN_740 ? (_GEN_1949 ? ~_GEN_337 & _GEN_1942 : ~(_GEN_744 & _GEN_337) & _GEN_1942) : _GEN_1942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1968 = _GEN_740 ? (_GEN_1949 ? ~_GEN_338 & _GEN_1943 : ~(_GEN_744 & _GEN_338) & _GEN_1943) : _GEN_1943;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1969 = _GEN_740 ? (_GEN_1949 ? ~_GEN_339 & _GEN_1944 : ~(_GEN_744 & _GEN_339) & _GEN_1944) : _GEN_1944;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1970 = _GEN_740 ? (_GEN_1949 ? ~_GEN_340 & _GEN_1945 : ~(_GEN_744 & _GEN_340) & _GEN_1945) : _GEN_1945;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1971 = _GEN_740 ? (_GEN_1949 ? ~_GEN_341 & _GEN_1946 : ~(_GEN_744 & _GEN_341) & _GEN_1946) : _GEN_1946;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1972 = _GEN_740 ? (_GEN_1949 ? ~_GEN_342 & _GEN_1947 : ~(_GEN_744 & _GEN_342) & _GEN_1947) : _GEN_1947;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1973 = _GEN_740 ? (_GEN_1949 ? ~_GEN_343 & _GEN_1948 : ~(_GEN_744 & _GEN_343) & _GEN_1948) : _GEN_1948;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1974 = _GEN_749 | _GEN_750;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_1975 = _GEN_747 ? (_GEN_1974 ? (|lcam_ldq_idx_0) & _GEN_1950 : ~(_GEN_751 & ~(|lcam_ldq_idx_0)) & _GEN_1950) : _GEN_1950;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1976 = _GEN_747 ? (_GEN_1974 ? ~_GEN_321 & _GEN_1951 : ~(_GEN_751 & _GEN_321) & _GEN_1951) : _GEN_1951;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1977 = _GEN_747 ? (_GEN_1974 ? ~_GEN_322 & _GEN_1952 : ~(_GEN_751 & _GEN_322) & _GEN_1952) : _GEN_1952;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1978 = _GEN_747 ? (_GEN_1974 ? ~_GEN_323 & _GEN_1953 : ~(_GEN_751 & _GEN_323) & _GEN_1953) : _GEN_1953;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1979 = _GEN_747 ? (_GEN_1974 ? ~_GEN_324 & _GEN_1954 : ~(_GEN_751 & _GEN_324) & _GEN_1954) : _GEN_1954;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1980 = _GEN_747 ? (_GEN_1974 ? ~_GEN_325 & _GEN_1955 : ~(_GEN_751 & _GEN_325) & _GEN_1955) : _GEN_1955;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1981 = _GEN_747 ? (_GEN_1974 ? ~_GEN_326 & _GEN_1956 : ~(_GEN_751 & _GEN_326) & _GEN_1956) : _GEN_1956;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1982 = _GEN_747 ? (_GEN_1974 ? ~_GEN_327 & _GEN_1957 : ~(_GEN_751 & _GEN_327) & _GEN_1957) : _GEN_1957;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1983 = _GEN_747 ? (_GEN_1974 ? ~_GEN_328 & _GEN_1958 : ~(_GEN_751 & _GEN_328) & _GEN_1958) : _GEN_1958;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1984 = _GEN_747 ? (_GEN_1974 ? ~_GEN_329 & _GEN_1959 : ~(_GEN_751 & _GEN_329) & _GEN_1959) : _GEN_1959;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1985 = _GEN_747 ? (_GEN_1974 ? ~_GEN_330 & _GEN_1960 : ~(_GEN_751 & _GEN_330) & _GEN_1960) : _GEN_1960;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1986 = _GEN_747 ? (_GEN_1974 ? ~_GEN_331 & _GEN_1961 : ~(_GEN_751 & _GEN_331) & _GEN_1961) : _GEN_1961;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1987 = _GEN_747 ? (_GEN_1974 ? ~_GEN_332 & _GEN_1962 : ~(_GEN_751 & _GEN_332) & _GEN_1962) : _GEN_1962;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1988 = _GEN_747 ? (_GEN_1974 ? ~_GEN_333 & _GEN_1963 : ~(_GEN_751 & _GEN_333) & _GEN_1963) : _GEN_1963;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1989 = _GEN_747 ? (_GEN_1974 ? ~_GEN_334 & _GEN_1964 : ~(_GEN_751 & _GEN_334) & _GEN_1964) : _GEN_1964;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1990 = _GEN_747 ? (_GEN_1974 ? ~_GEN_335 & _GEN_1965 : ~(_GEN_751 & _GEN_335) & _GEN_1965) : _GEN_1965;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1991 = _GEN_747 ? (_GEN_1974 ? ~_GEN_336 & _GEN_1966 : ~(_GEN_751 & _GEN_336) & _GEN_1966) : _GEN_1966;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1992 = _GEN_747 ? (_GEN_1974 ? ~_GEN_337 & _GEN_1967 : ~(_GEN_751 & _GEN_337) & _GEN_1967) : _GEN_1967;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1993 = _GEN_747 ? (_GEN_1974 ? ~_GEN_338 & _GEN_1968 : ~(_GEN_751 & _GEN_338) & _GEN_1968) : _GEN_1968;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1994 = _GEN_747 ? (_GEN_1974 ? ~_GEN_339 & _GEN_1969 : ~(_GEN_751 & _GEN_339) & _GEN_1969) : _GEN_1969;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1995 = _GEN_747 ? (_GEN_1974 ? ~_GEN_340 & _GEN_1970 : ~(_GEN_751 & _GEN_340) & _GEN_1970) : _GEN_1970;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1996 = _GEN_747 ? (_GEN_1974 ? ~_GEN_341 & _GEN_1971 : ~(_GEN_751 & _GEN_341) & _GEN_1971) : _GEN_1971;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1997 = _GEN_747 ? (_GEN_1974 ? ~_GEN_342 & _GEN_1972 : ~(_GEN_751 & _GEN_342) & _GEN_1972) : _GEN_1972;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1998 = _GEN_747 ? (_GEN_1974 ? ~_GEN_343 & _GEN_1973 : ~(_GEN_751 & _GEN_343) & _GEN_1973) : _GEN_1973;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_1999 = _GEN_756 | _GEN_757;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire              _GEN_2000 = _GEN_754 ? (_GEN_1999 ? (|lcam_ldq_idx_0) & _GEN_1975 : ~(_GEN_758 & ~(|lcam_ldq_idx_0)) & _GEN_1975) : _GEN_1975;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2001 = _GEN_754 ? (_GEN_1999 ? ~_GEN_321 & _GEN_1976 : ~(_GEN_758 & _GEN_321) & _GEN_1976) : _GEN_1976;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2002 = _GEN_754 ? (_GEN_1999 ? ~_GEN_322 & _GEN_1977 : ~(_GEN_758 & _GEN_322) & _GEN_1977) : _GEN_1977;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2003 = _GEN_754 ? (_GEN_1999 ? ~_GEN_323 & _GEN_1978 : ~(_GEN_758 & _GEN_323) & _GEN_1978) : _GEN_1978;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2004 = _GEN_754 ? (_GEN_1999 ? ~_GEN_324 & _GEN_1979 : ~(_GEN_758 & _GEN_324) & _GEN_1979) : _GEN_1979;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2005 = _GEN_754 ? (_GEN_1999 ? ~_GEN_325 & _GEN_1980 : ~(_GEN_758 & _GEN_325) & _GEN_1980) : _GEN_1980;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2006 = _GEN_754 ? (_GEN_1999 ? ~_GEN_326 & _GEN_1981 : ~(_GEN_758 & _GEN_326) & _GEN_1981) : _GEN_1981;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2007 = _GEN_754 ? (_GEN_1999 ? ~_GEN_327 & _GEN_1982 : ~(_GEN_758 & _GEN_327) & _GEN_1982) : _GEN_1982;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2008 = _GEN_754 ? (_GEN_1999 ? ~_GEN_328 & _GEN_1983 : ~(_GEN_758 & _GEN_328) & _GEN_1983) : _GEN_1983;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2009 = _GEN_754 ? (_GEN_1999 ? ~_GEN_329 & _GEN_1984 : ~(_GEN_758 & _GEN_329) & _GEN_1984) : _GEN_1984;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2010 = _GEN_754 ? (_GEN_1999 ? ~_GEN_330 & _GEN_1985 : ~(_GEN_758 & _GEN_330) & _GEN_1985) : _GEN_1985;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2011 = _GEN_754 ? (_GEN_1999 ? ~_GEN_331 & _GEN_1986 : ~(_GEN_758 & _GEN_331) & _GEN_1986) : _GEN_1986;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2012 = _GEN_754 ? (_GEN_1999 ? ~_GEN_332 & _GEN_1987 : ~(_GEN_758 & _GEN_332) & _GEN_1987) : _GEN_1987;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2013 = _GEN_754 ? (_GEN_1999 ? ~_GEN_333 & _GEN_1988 : ~(_GEN_758 & _GEN_333) & _GEN_1988) : _GEN_1988;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2014 = _GEN_754 ? (_GEN_1999 ? ~_GEN_334 & _GEN_1989 : ~(_GEN_758 & _GEN_334) & _GEN_1989) : _GEN_1989;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2015 = _GEN_754 ? (_GEN_1999 ? ~_GEN_335 & _GEN_1990 : ~(_GEN_758 & _GEN_335) & _GEN_1990) : _GEN_1990;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2016 = _GEN_754 ? (_GEN_1999 ? ~_GEN_336 & _GEN_1991 : ~(_GEN_758 & _GEN_336) & _GEN_1991) : _GEN_1991;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2017 = _GEN_754 ? (_GEN_1999 ? ~_GEN_337 & _GEN_1992 : ~(_GEN_758 & _GEN_337) & _GEN_1992) : _GEN_1992;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2018 = _GEN_754 ? (_GEN_1999 ? ~_GEN_338 & _GEN_1993 : ~(_GEN_758 & _GEN_338) & _GEN_1993) : _GEN_1993;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2019 = _GEN_754 ? (_GEN_1999 ? ~_GEN_339 & _GEN_1994 : ~(_GEN_758 & _GEN_339) & _GEN_1994) : _GEN_1994;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2020 = _GEN_754 ? (_GEN_1999 ? ~_GEN_340 & _GEN_1995 : ~(_GEN_758 & _GEN_340) & _GEN_1995) : _GEN_1995;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2021 = _GEN_754 ? (_GEN_1999 ? ~_GEN_341 & _GEN_1996 : ~(_GEN_758 & _GEN_341) & _GEN_1996) : _GEN_1996;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2022 = _GEN_754 ? (_GEN_1999 ? ~_GEN_342 & _GEN_1997 : ~(_GEN_758 & _GEN_342) & _GEN_1997) : _GEN_1997;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2023 = _GEN_754 ? (_GEN_1999 ? ~_GEN_343 & _GEN_1998 : ~(_GEN_758 & _GEN_343) & _GEN_1998) : _GEN_1998;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46]
  wire              _GEN_2024 = _GEN_763 | _GEN_764;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1150:123, :1151:9, :1155:46, :1157:60, :1158:9]
  wire [31:0]       _GEN_2025 = {{ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {_GEN_761 & _GEN_763}, {_GEN_754 & _GEN_756}, {_GEN_747 & _GEN_749}, {_GEN_740 & _GEN_742}, {_GEN_733 & _GEN_735}, {_GEN_726 & _GEN_728}, {_GEN_719 & _GEN_721}, {_GEN_712 & _GEN_714}, {_GEN_705 & _GEN_707}, {_GEN_698 & _GEN_700}, {_GEN_691 & _GEN_693}, {_GEN_684 & _GEN_686}, {_GEN_677 & _GEN_679}, {_GEN_670 & _GEN_672}, {_GEN_663 & _GEN_665}, {_GEN_656 & _GEN_658}, {_GEN_649 & _GEN_651}, {_GEN_642 & _GEN_644}, {_GEN_635 & _GEN_637}, {_GEN_628 & _GEN_630}, {_GEN_621 & _GEN_623}, {_GEN_614 & _GEN_616}, {_GEN_607 & _GEN_609}, {ldst_forward_matches_0_0}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:1052:38, :1149:{45,72}, :1150:123, :1151:9, :1188:86]
  wire              mem_forward_valid_0 = _GEN_2025[_forwarding_age_logic_0_io_forwarding_idx] & (io_core_brupdate_b1_mispredict_mask & (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_br_mask : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_br_mask : 16'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_br_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_br_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_br_mask : 16'h0) : 16'h0)) == 16'h0 & ~io_core_exception & ~REG_1;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:670:22, :895:51, :902:51, :903:51, :905:51, :910:37, :911:37, :912:37, :913:37, :914:37, :916:33, :917:33, :918:33, :920:{33,57}, :922:33, :1015:108, :1017:106, :1030:37, :1031:37, :1179:57, :1188:86, :1190:{53,56,64}, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire [5:0]        l_idx = _temp_bits_WIRE_1_24 & _temp_bits_T ? 6'h0 : _temp_bits_WIRE_1_25 & _temp_bits_T_2 ? 6'h1 : _temp_bits_WIRE_1_26 & _temp_bits_T_4 ? 6'h2 : _temp_bits_WIRE_1_27 & _temp_bits_T_6 ? 6'h3 : _temp_bits_WIRE_1_28 & _temp_bits_T_8 ? 6'h4 : _temp_bits_WIRE_1_29 & _temp_bits_T_10 ? 6'h5 : _temp_bits_WIRE_1_30 & _temp_bits_T_12 ? 6'h6 : _temp_bits_WIRE_1_31 & _temp_bits_T_14 ? 6'h7 : _temp_bits_WIRE_1_32 & _temp_bits_T_16 ? 6'h8 : _temp_bits_WIRE_1_33 & _temp_bits_T_18 ? 6'h9 : _temp_bits_WIRE_1_34 & _temp_bits_T_20 ? 6'hA : _temp_bits_WIRE_1_35 & _temp_bits_T_22 ? 6'hB : _temp_bits_WIRE_1_36 & _temp_bits_T_24 ? 6'hC : _temp_bits_WIRE_1_37 & _temp_bits_T_26 ? 6'hD : _temp_bits_WIRE_1_38 & _temp_bits_T_28 ? 6'hE : _temp_bits_WIRE_1_39 & ~(ldq_head[4]) ? 6'hF : _temp_bits_WIRE_1_40 & _temp_bits_T_32 ? 6'h10 : _temp_bits_WIRE_1_41 & _temp_bits_T_34 ? 6'h11 : _temp_bits_WIRE_1_42 & _temp_bits_T_36 ? 6'h12 : _temp_bits_WIRE_1_43 & _temp_bits_T_38 ? 6'h13 : _temp_bits_WIRE_1_44 & _temp_bits_T_40 ? 6'h14 : _temp_bits_WIRE_1_45 & _temp_bits_T_42 ? 6'h15 : _temp_bits_WIRE_1_46 & _temp_bits_T_44 ? 6'h16 : _temp_bits_WIRE_1_47 & _temp_bits_T_46 ? 6'h17 : _temp_bits_WIRE_1_24 ? 6'h18 : _temp_bits_WIRE_1_25 ? 6'h19 : _temp_bits_WIRE_1_26 ? 6'h1A : _temp_bits_WIRE_1_27 ? 6'h1B : _temp_bits_WIRE_1_28 ? 6'h1C : _temp_bits_WIRE_1_29 ? 6'h1D : _temp_bits_WIRE_1_30 ? 6'h1E : _temp_bits_WIRE_1_31 ? 6'h1F : _temp_bits_WIRE_1_32 ? 6'h20 : _temp_bits_WIRE_1_33 ? 6'h21 : _temp_bits_WIRE_1_34 ? 6'h22 : _temp_bits_WIRE_1_35 ? 6'h23 : _temp_bits_WIRE_1_36 ? 6'h24 : _temp_bits_WIRE_1_37 ? 6'h25 : _temp_bits_WIRE_1_38 ? 6'h26 : _temp_bits_WIRE_1_39 ? 6'h27 : _temp_bits_WIRE_1_40 ? 6'h28 : _temp_bits_WIRE_1_41 ? 6'h29 : _temp_bits_WIRE_1_42 ? 6'h2A : _temp_bits_WIRE_1_43 ? 6'h2B : _temp_bits_WIRE_1_44 ? 6'h2C : _temp_bits_WIRE_1_45 ? 6'h2D : {5'h17, ~_temp_bits_WIRE_1_46};	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:213:29, :1054:34, :1092:36, :1103:37, :1230:21, generators/boom/src/main/scala/util/util.scala:205:25, :351:72, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire              ld_xcpt_valid = _temp_bits_WIRE_1_24 | _temp_bits_WIRE_1_25 | _temp_bits_WIRE_1_26 | _temp_bits_WIRE_1_27 | _temp_bits_WIRE_1_28 | _temp_bits_WIRE_1_29 | _temp_bits_WIRE_1_30 | _temp_bits_WIRE_1_31 | _temp_bits_WIRE_1_32 | _temp_bits_WIRE_1_33 | _temp_bits_WIRE_1_34 | _temp_bits_WIRE_1_35 | _temp_bits_WIRE_1_36 | _temp_bits_WIRE_1_37 | _temp_bits_WIRE_1_38 | _temp_bits_WIRE_1_39 | _temp_bits_WIRE_1_40 | _temp_bits_WIRE_1_41 | _temp_bits_WIRE_1_42 | _temp_bits_WIRE_1_43 | _temp_bits_WIRE_1_44 | _temp_bits_WIRE_1_45 | _temp_bits_WIRE_1_46 | _temp_bits_WIRE_1_47;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1054:34, :1092:36, :1103:37, :1239:44]
  wire [4:0]        _ld_xcpt_uop_T_3 = l_idx > 6'h17 ? l_idx[4:0] + 5'h8 : l_idx[4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1240:{30,37,63}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire              use_mem_xcpt = mem_xcpt_valids_0 & (mem_xcpt_uops_0_rob_idx < _GEN_147[_ld_xcpt_uop_T_3] ^ mem_xcpt_uops_0_rob_idx < io_core_rob_head_idx ^ _GEN_147[_ld_xcpt_uop_T_3] < io_core_rob_head_idx) | ~ld_xcpt_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :668:32, :672:32, :1239:44, :1240:30, :1242:{38,115,118}, generators/boom/src/main/scala/util/util.scala:363:{52,64,72,78}]
  wire [15:0]       xcpt_uop_br_mask = use_mem_xcpt ? mem_xcpt_uops_0_br_mask : _GEN_109[_ld_xcpt_uop_T_3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :672:32, :1240:30, :1242:115, :1244:21, generators/boom/src/main/scala/util/util.scala:363:52]
  wire              _ldq_bits_succeeded_T = _io_core_exe_0_iresp_valid_output | _io_core_exe_0_fresp_valid_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1327:72, :1347:5, :1351:5]
  wire              _GEN_2026 = _GEN_806 & live;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1372:24, generators/boom/src/main/scala/util/util.scala:118:59, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
  wire              _GEN_2027 = _GEN_798 & _GEN_2026 & ~(|wb_forward_ldq_idx_0);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1066:36, :1076:88, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2028 = _GEN_797 | ~_GEN_2027;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2029 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2030 = _GEN_797 | ~_GEN_2029;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2031 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2032 = _GEN_797 | ~_GEN_2031;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2033 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2034 = _GEN_797 | ~_GEN_2033;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2035 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2036 = _GEN_797 | ~_GEN_2035;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2037 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2038 = _GEN_797 | ~_GEN_2037;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2039 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2040 = _GEN_797 | ~_GEN_2039;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2041 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2042 = _GEN_797 | ~_GEN_2041;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2043 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2044 = _GEN_797 | ~_GEN_2043;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2045 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2046 = _GEN_797 | ~_GEN_2045;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2047 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2048 = _GEN_797 | ~_GEN_2047;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2049 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2050 = _GEN_797 | ~_GEN_2049;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2051 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2052 = _GEN_797 | ~_GEN_2051;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2053 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2054 = _GEN_797 | ~_GEN_2053;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2055 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2056 = _GEN_797 | ~_GEN_2055;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2057 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2058 = _GEN_797 | ~_GEN_2057;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2059 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2060 = _GEN_797 | ~_GEN_2059;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2061 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2062 = _GEN_797 | ~_GEN_2061;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2063 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2064 = _GEN_797 | ~_GEN_2063;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2065 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2066 = _GEN_797 | ~_GEN_2065;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2067 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2068 = _GEN_797 | ~_GEN_2067;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2069 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2070 = _GEN_797 | ~_GEN_2069;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2071 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35]
  wire              _GEN_2072 = _GEN_797 | ~_GEN_2071;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2073 = _GEN_798 & _GEN_2026 & wb_forward_ldq_idx_0 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1066:36, :1309:5, :1350:38, :1351:5, :1372:{24,33}, :1373:35, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_2074 = _GEN_797 | ~_GEN_2073;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35]
  wire              _GEN_2075 = stq_0_valid & (|_GEN_811);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2076 = stq_1_valid & (|_GEN_812);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2077 = stq_2_valid & (|_GEN_813);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2078 = stq_3_valid & (|_GEN_814);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2079 = stq_4_valid & (|_GEN_815);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2080 = stq_5_valid & (|_GEN_816);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2081 = stq_6_valid & (|_GEN_817);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2082 = stq_7_valid & (|_GEN_818);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2083 = stq_8_valid & (|_GEN_819);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2084 = stq_9_valid & (|_GEN_820);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2085 = stq_10_valid & (|_GEN_821);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2086 = stq_11_valid & (|_GEN_822);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2087 = stq_12_valid & (|_GEN_823);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2088 = stq_13_valid & (|_GEN_824);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2089 = stq_14_valid & (|_GEN_825);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2090 = stq_15_valid & (|_GEN_826);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2091 = stq_16_valid & (|_GEN_827);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2092 = stq_17_valid & (|_GEN_828);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2093 = stq_18_valid & (|_GEN_829);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2094 = stq_19_valid & (|_GEN_830);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2095 = stq_20_valid & (|_GEN_831);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2096 = stq_21_valid & (|_GEN_832);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2097 = stq_22_valid & (|_GEN_833);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2098 = stq_23_valid & (|_GEN_834);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :1407:5, :1411:7, :1412:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2099 = ldq_0_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_0_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2100 = ldq_1_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_1_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2101 = ldq_2_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_2_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2102 = ldq_3_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_3_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2103 = ldq_4_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_4_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2104 = ldq_5_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_5_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2105 = ldq_6_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_6_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2106 = ldq_7_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_7_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2107 = ldq_8_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_8_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2108 = ldq_9_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_9_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2109 = ldq_10_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_10_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2110 = ldq_11_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_11_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2111 = ldq_12_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_12_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2112 = ldq_13_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_13_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2113 = ldq_14_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_14_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2114 = ldq_15_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_15_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2115 = ldq_16_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_16_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2116 = ldq_17_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_17_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2117 = ldq_18_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_18_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2118 = ldq_19_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_19_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2119 = ldq_20_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_20_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2120 = ldq_21_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_21_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2121 = ldq_22_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_22_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2122 = ldq_23_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_23_bits_uop_br_mask));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :1427:5, :1430:7, :1431:32, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  wire              _GEN_2123 = idx == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :1456:18, :1459:31]
  wire              _GEN_2124 = commit_store & _GEN_2123;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2125 = idx == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2126 = commit_store & _GEN_2125;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2127 = idx == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2128 = commit_store & _GEN_2127;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2129 = idx == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2130 = commit_store & _GEN_2129;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2131 = idx == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2132 = commit_store & _GEN_2131;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2133 = idx == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2134 = commit_store & _GEN_2133;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2135 = idx == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2136 = commit_store & _GEN_2135;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2137 = idx == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2138 = commit_store & _GEN_2137;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2139 = idx == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2140 = commit_store & _GEN_2139;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2141 = idx == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2142 = commit_store & _GEN_2141;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2143 = idx == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2144 = commit_store & _GEN_2143;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2145 = idx == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2146 = commit_store & _GEN_2145;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2147 = idx == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2148 = commit_store & _GEN_2147;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2149 = idx == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2150 = commit_store & _GEN_2149;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2151 = idx == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2152 = commit_store & _GEN_2151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2153 = idx == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2154 = commit_store & _GEN_2153;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2155 = idx == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2156 = commit_store & _GEN_2155;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2157 = idx == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2158 = commit_store & _GEN_2157;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2159 = idx == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2160 = commit_store & _GEN_2159;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2161 = idx == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2162 = commit_store & _GEN_2161;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2163 = idx == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2164 = commit_store & _GEN_2163;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2165 = idx == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2166 = commit_store & _GEN_2165;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2167 = idx == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2168 = commit_store & _GEN_2167;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2169 = idx == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1456:18, :1459:31, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_2170 = commit_store & _GEN_2169;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1454:49, :1458:5, :1459:31]
  wire              _GEN_2171 = _GEN_2123 | _GEN_2099;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2172 = commit_store | ~commit_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1427:5, :1454:49, :1455:49, :1458:5, :1460:31]
  wire              _GEN_2173 = _GEN_2125 | _GEN_2100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2174 = _GEN_2127 | _GEN_2101;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2175 = _GEN_2129 | _GEN_2102;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2176 = _GEN_2131 | _GEN_2103;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2177 = _GEN_2133 | _GEN_2104;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2178 = _GEN_2135 | _GEN_2105;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2179 = _GEN_2137 | _GEN_2106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2180 = _GEN_2139 | _GEN_2107;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2181 = _GEN_2141 | _GEN_2108;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2182 = _GEN_2143 | _GEN_2109;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2183 = _GEN_2145 | _GEN_2110;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2184 = _GEN_2147 | _GEN_2111;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2185 = _GEN_2149 | _GEN_2112;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2186 = _GEN_2151 | _GEN_2113;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2187 = _GEN_2153 | _GEN_2114;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2188 = _GEN_2155 | _GEN_2115;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2189 = _GEN_2157 | _GEN_2116;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2190 = _GEN_2159 | _GEN_2117;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2191 = _GEN_2161 | _GEN_2118;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2192 = _GEN_2163 | _GEN_2119;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2193 = _GEN_2165 | _GEN_2120;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2194 = _GEN_2167 | _GEN_2121;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2195 = _GEN_2169 | _GEN_2122;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1427:5, :1430:7, :1431:32, :1459:31, :1465:38]
  wire              _GEN_2196 = commit_store | ~(commit_load & _GEN_2123);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2197 = commit_store | ~(commit_load & _GEN_2125);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2198 = commit_store | ~(commit_load & _GEN_2127);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2199 = commit_store | ~(commit_load & _GEN_2129);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2200 = commit_store | ~(commit_load & _GEN_2131);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2201 = commit_store | ~(commit_load & _GEN_2133);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2202 = commit_store | ~(commit_load & _GEN_2135);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2203 = commit_store | ~(commit_load & _GEN_2137);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2204 = commit_store | ~(commit_load & _GEN_2139);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2205 = commit_store | ~(commit_load & _GEN_2141);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2206 = commit_store | ~(commit_load & _GEN_2143);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2207 = commit_store | ~(commit_load & _GEN_2145);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2208 = commit_store | ~(commit_load & _GEN_2147);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2209 = commit_store | ~(commit_load & _GEN_2149);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2210 = commit_store | ~(commit_load & _GEN_2151);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2211 = commit_store | ~(commit_load & _GEN_2153);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2212 = commit_store | ~(commit_load & _GEN_2155);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2213 = commit_store | ~(commit_load & _GEN_2157);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2214 = commit_store | ~(commit_load & _GEN_2159);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2215 = commit_store | ~(commit_load & _GEN_2161);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2216 = commit_store | ~(commit_load & _GEN_2163);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2217 = commit_store | ~(commit_load & _GEN_2165);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2218 = commit_store | ~(commit_load & _GEN_2167);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2219 = commit_store | ~(commit_load & _GEN_2169);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1287:5, :1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1467:38]
  wire              _GEN_2220 = idx_1 == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :1456:18, :1459:31]
  wire              _GEN_2221 = idx_1 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2222 = idx_1 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2223 = idx_1 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2224 = idx_1 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2225 = idx_1 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2226 = idx_1 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2227 = idx_1 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2228 = idx_1 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2229 = idx_1 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2230 = idx_1 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2231 = idx_1 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2232 = idx_1 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2233 = idx_1 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2234 = idx_1 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2235 = idx_1 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2236 = idx_1 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2237 = idx_1 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2238 = idx_1 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2239 = idx_1 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2240 = idx_1 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2241 = idx_1 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2242 = idx_1 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2243 = idx_1 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1456:18, :1459:31, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_2244 = commit_store_1 | ~(commit_load_1 & _GEN_2220);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2245 = commit_store_1 | ~(commit_load_1 & _GEN_2221);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2246 = commit_store_1 | ~(commit_load_1 & _GEN_2222);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2247 = commit_store_1 | ~(commit_load_1 & _GEN_2223);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2248 = commit_store_1 | ~(commit_load_1 & _GEN_2224);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2249 = commit_store_1 | ~(commit_load_1 & _GEN_2225);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2250 = commit_store_1 | ~(commit_load_1 & _GEN_2226);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2251 = commit_store_1 | ~(commit_load_1 & _GEN_2227);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2252 = commit_store_1 | ~(commit_load_1 & _GEN_2228);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2253 = commit_store_1 | ~(commit_load_1 & _GEN_2229);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2254 = commit_store_1 | ~(commit_load_1 & _GEN_2230);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2255 = commit_store_1 | ~(commit_load_1 & _GEN_2231);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2256 = commit_store_1 | ~(commit_load_1 & _GEN_2232);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2257 = commit_store_1 | ~(commit_load_1 & _GEN_2233);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2258 = commit_store_1 | ~(commit_load_1 & _GEN_2234);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2259 = commit_store_1 | ~(commit_load_1 & _GEN_2235);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2260 = commit_store_1 | ~(commit_load_1 & _GEN_2236);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2261 = commit_store_1 | ~(commit_load_1 & _GEN_2237);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2262 = commit_store_1 | ~(commit_load_1 & _GEN_2238);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2263 = commit_store_1 | ~(commit_load_1 & _GEN_2239);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2264 = commit_store_1 | ~(commit_load_1 & _GEN_2240);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2265 = commit_store_1 | ~(commit_load_1 & _GEN_2241);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2266 = commit_store_1 | ~(commit_load_1 & _GEN_2242);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2267 = commit_store_1 | ~(commit_load_1 & _GEN_2243);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2268 = idx_2 == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :1456:18, :1459:31]
  wire              _GEN_2269 = idx_2 == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2270 = idx_2 == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2271 = idx_2 == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2272 = idx_2 == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2273 = idx_2 == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2274 = idx_2 == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2275 = idx_2 == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2276 = idx_2 == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2277 = idx_2 == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2278 = idx_2 == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2279 = idx_2 == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2280 = idx_2 == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2281 = idx_2 == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2282 = idx_2 == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2283 = idx_2 == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2284 = idx_2 == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2285 = idx_2 == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2286 = idx_2 == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2287 = idx_2 == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2288 = idx_2 == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2289 = idx_2 == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2290 = idx_2 == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1459:31]
  wire              _GEN_2291 = idx_2 == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1456:18, :1459:31, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_2292 = commit_store_2 | ~(commit_load_2 & _GEN_2268);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2293 = commit_store_2 | ~(commit_load_2 & _GEN_2269);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2294 = commit_store_2 | ~(commit_load_2 & _GEN_2270);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2295 = commit_store_2 | ~(commit_load_2 & _GEN_2271);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2296 = commit_store_2 | ~(commit_load_2 & _GEN_2272);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2297 = commit_store_2 | ~(commit_load_2 & _GEN_2273);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2298 = commit_store_2 | ~(commit_load_2 & _GEN_2274);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2299 = commit_store_2 | ~(commit_load_2 & _GEN_2275);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2300 = commit_store_2 | ~(commit_load_2 & _GEN_2276);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2301 = commit_store_2 | ~(commit_load_2 & _GEN_2277);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2302 = commit_store_2 | ~(commit_load_2 & _GEN_2278);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2303 = commit_store_2 | ~(commit_load_2 & _GEN_2279);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2304 = commit_store_2 | ~(commit_load_2 & _GEN_2280);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2305 = commit_store_2 | ~(commit_load_2 & _GEN_2281);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2306 = commit_store_2 | ~(commit_load_2 & _GEN_2282);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2307 = commit_store_2 | ~(commit_load_2 & _GEN_2283);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2308 = commit_store_2 | ~(commit_load_2 & _GEN_2284);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2309 = commit_store_2 | ~(commit_load_2 & _GEN_2285);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2310 = commit_store_2 | ~(commit_load_2 & _GEN_2286);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2311 = commit_store_2 | ~(commit_load_2 & _GEN_2287);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2312 = commit_store_2 | ~(commit_load_2 & _GEN_2288);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2313 = commit_store_2 | ~(commit_load_2 & _GEN_2289);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2314 = commit_store_2 | ~(commit_load_2 & _GEN_2290);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2315 = commit_store_2 | ~(commit_load_2 & _GEN_2291);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49, :1455:49, :1458:5, :1459:31, :1460:31, :1465:38]
  wire              _GEN_2316 = stq_head == 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :215:29, :247:20, :1509:35]
  wire              _GEN_2317 = _GEN_2316 | _GEN_2075;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2318 = stq_head == 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2319 = _GEN_2318 | _GEN_2076;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2320 = stq_head == 5'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2321 = _GEN_2320 | _GEN_2077;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2322 = stq_head == 5'h3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2323 = _GEN_2322 | _GEN_2078;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2324 = stq_head == 5'h4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2325 = _GEN_2324 | _GEN_2079;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2326 = stq_head == 5'h5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2327 = _GEN_2326 | _GEN_2080;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2328 = stq_head == 5'h6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2329 = _GEN_2328 | _GEN_2081;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2330 = stq_head == 5'h7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2331 = _GEN_2330 | _GEN_2082;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2332 = stq_head == 5'h8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2333 = _GEN_2332 | _GEN_2083;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2334 = stq_head == 5'h9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2335 = _GEN_2334 | _GEN_2084;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2336 = stq_head == 5'hA;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2337 = _GEN_2336 | _GEN_2085;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2338 = stq_head == 5'hB;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2339 = _GEN_2338 | _GEN_2086;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2340 = stq_head == 5'hC;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2341 = _GEN_2340 | _GEN_2087;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2342 = stq_head == 5'hD;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2343 = _GEN_2342 | _GEN_2088;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2344 = stq_head == 5'hE;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2345 = _GEN_2344 | _GEN_2089;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2346 = stq_head == 5'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2347 = _GEN_2346 | _GEN_2090;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2348 = stq_head == 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2349 = _GEN_2348 | _GEN_2091;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2350 = stq_head == 5'h11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2351 = _GEN_2350 | _GEN_2092;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2352 = stq_head == 5'h12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2353 = _GEN_2352 | _GEN_2093;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2354 = stq_head == 5'h13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2355 = _GEN_2354 | _GEN_2094;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2356 = stq_head == 5'h14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2357 = _GEN_2356 | _GEN_2095;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2358 = stq_head == 5'h15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2359 = _GEN_2358 | _GEN_2096;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2360 = stq_head == 5'h16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, :1509:35]
  wire              _GEN_2361 = _GEN_2360 | _GEN_2097;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2362 = stq_head == 5'h17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :1509:35, generators/boom/src/main/scala/util/util.scala:205:25]
  wire              _GEN_2363 = _GEN_2362 | _GEN_2098;	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :1407:5, :1411:7, :1412:32, :1509:35]
  wire              _GEN_2364 = clear_store & _GEN_2316;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2365 = clear_store & _GEN_2318;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2366 = clear_store & _GEN_2320;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2367 = clear_store & _GEN_2322;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2368 = clear_store & _GEN_2324;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2369 = clear_store & _GEN_2326;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2370 = clear_store & _GEN_2328;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2371 = clear_store & _GEN_2330;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2372 = clear_store & _GEN_2332;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2373 = clear_store & _GEN_2334;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2374 = clear_store & _GEN_2336;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2375 = clear_store & _GEN_2338;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2376 = clear_store & _GEN_2340;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2377 = clear_store & _GEN_2342;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2378 = clear_store & _GEN_2344;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2379 = clear_store & _GEN_2346;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2380 = clear_store & _GEN_2348;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2381 = clear_store & _GEN_2350;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2382 = clear_store & _GEN_2352;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2383 = clear_store & _GEN_2354;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2384 = clear_store & _GEN_2356;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2385 = clear_store & _GEN_2358;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2386 = clear_store & _GEN_2360;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2387 = clear_store & _GEN_2362;	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1309:5, :1498:3, :1503:17, :1508:3, :1509:35, :1512:35]
  wire              _GEN_2388 = _io_hellacache_req_ready_output & io_hellacache_req_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1530:21, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_2389 = _io_hellacache_req_ready_output | ~_GEN_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34, :804:26, :1530:{21,34}, :1536:38]
  wire              _GEN_2390 = reset | io_core_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1599:22]
  wire              _GEN_2391 = _GEN_2390 & reset;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1606:16]
  wire              _GEN_2392 = ~stq_0_bits_committed & ~stq_0_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2393 = _GEN_2390 & (reset | _GEN_2392);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2394 = ~stq_1_bits_committed & ~stq_1_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2395 = _GEN_2390 & (reset | _GEN_2394);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2396 = ~stq_2_bits_committed & ~stq_2_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2397 = _GEN_2390 & (reset | _GEN_2396);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2398 = ~stq_3_bits_committed & ~stq_3_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2399 = _GEN_2390 & (reset | _GEN_2398);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2400 = ~stq_4_bits_committed & ~stq_4_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2401 = _GEN_2390 & (reset | _GEN_2400);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2402 = ~stq_5_bits_committed & ~stq_5_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2403 = _GEN_2390 & (reset | _GEN_2402);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2404 = ~stq_6_bits_committed & ~stq_6_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2405 = _GEN_2390 & (reset | _GEN_2404);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2406 = ~stq_7_bits_committed & ~stq_7_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2407 = _GEN_2390 & (reset | _GEN_2406);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2408 = ~stq_8_bits_committed & ~stq_8_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2409 = _GEN_2390 & (reset | _GEN_2408);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2410 = ~stq_9_bits_committed & ~stq_9_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2411 = _GEN_2390 & (reset | _GEN_2410);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2412 = ~stq_10_bits_committed & ~stq_10_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2413 = _GEN_2390 & (reset | _GEN_2412);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2414 = ~stq_11_bits_committed & ~stq_11_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2415 = _GEN_2390 & (reset | _GEN_2414);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2416 = ~stq_12_bits_committed & ~stq_12_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2417 = _GEN_2390 & (reset | _GEN_2416);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2418 = ~stq_13_bits_committed & ~stq_13_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2419 = _GEN_2390 & (reset | _GEN_2418);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2420 = ~stq_14_bits_committed & ~stq_14_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2421 = _GEN_2390 & (reset | _GEN_2420);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2422 = ~stq_15_bits_committed & ~stq_15_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2423 = _GEN_2390 & (reset | _GEN_2422);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2424 = ~stq_16_bits_committed & ~stq_16_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2425 = _GEN_2390 & (reset | _GEN_2424);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2426 = ~stq_17_bits_committed & ~stq_17_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2427 = _GEN_2390 & (reset | _GEN_2426);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2428 = ~stq_18_bits_committed & ~stq_18_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2429 = _GEN_2390 & (reset | _GEN_2428);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2430 = ~stq_19_bits_committed & ~stq_19_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2431 = _GEN_2390 & (reset | _GEN_2430);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2432 = ~stq_20_bits_committed & ~stq_20_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2433 = _GEN_2390 & (reset | _GEN_2432);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2434 = ~stq_21_bits_committed & ~stq_21_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2435 = _GEN_2390 & (reset | _GEN_2434);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2436 = ~stq_22_bits_committed & ~stq_22_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2437 = _GEN_2390 & (reset | _GEN_2436);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire              _GEN_2438 = ~stq_23_bits_committed & ~stq_23_bits_succeeded;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :1625:{15,38,41}]
  wire              _GEN_2439 = _GEN_2390 & (reset | _GEN_2438);	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1599:22, :1600:3, :1605:5, :1613:32, :1625:38, :1626:9, :1627:34]
  wire [5:0]        _ldq_retry_idx_idx_T_34 = _ldq_retry_idx_T_62 & _temp_bits_T_40 ? 6'h14 : _ldq_retry_idx_T_65 & _temp_bits_T_42 ? 6'h15 : _ldq_retry_idx_T_68 & _temp_bits_T_44 ? 6'h16 : ldq_23_bits_addr_valid & ldq_23_bits_addr_is_virtual & ~ldq_retry_idx_block_23 & _temp_bits_T_46 ? 6'h17 : _ldq_retry_idx_T_2 ? 6'h20 : _ldq_retry_idx_T_5 ? 6'h21 : _ldq_retry_idx_T_8 ? 6'h22 : _ldq_retry_idx_T_11 ? 6'h23 : _ldq_retry_idx_T_14 ? 6'h24 : _ldq_retry_idx_T_17 ? 6'h25 : _ldq_retry_idx_T_20 ? 6'h26 : _ldq_retry_idx_T_23 ? 6'h27 : _ldq_retry_idx_T_26 ? 6'h28 : _ldq_retry_idx_T_29 ? 6'h29 : _ldq_retry_idx_T_32 ? 6'h2A : _ldq_retry_idx_T_35 ? 6'h2B : _ldq_retry_idx_T_38 ? 6'h2C : _ldq_retry_idx_T_41 ? 6'h2D : _ldq_retry_idx_T_44 ? 6'h2E : _ldq_retry_idx_T_47 ? 6'h2F : _ldq_retry_idx_T_50 ? 6'h30 : _ldq_retry_idx_T_53 ? 6'h31 : _ldq_retry_idx_T_56 ? 6'h32 : _ldq_retry_idx_T_59 ? 6'h33 : _ldq_retry_idx_T_62 ? 6'h34 : _ldq_retry_idx_T_65 ? 6'h35 : {5'h1B, ~_ldq_retry_idx_T_68};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :417:{39,42}, generators/boom/src/main/scala/util/util.scala:351:{65,72}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [5:0]        _stq_retry_idx_idx_T_34 = _stq_retry_idx_T_20 & stq_commit_head < 5'h15 ? 6'h14 : _stq_retry_idx_T_21 & stq_commit_head < 5'h16 ? 6'h15 : _stq_retry_idx_T_22 & stq_commit_head < 5'h17 ? 6'h16 : stq_23_bits_addr_valid & stq_23_bits_addr_is_virtual & stq_commit_head[4:3] != 2'h3 ? 6'h17 : _stq_retry_idx_T ? 6'h20 : _stq_retry_idx_T_1 ? 6'h21 : _stq_retry_idx_T_2 ? 6'h22 : _stq_retry_idx_T_3 ? 6'h23 : _stq_retry_idx_T_4 ? 6'h24 : _stq_retry_idx_T_5 ? 6'h25 : _stq_retry_idx_T_6 ? 6'h26 : _stq_retry_idx_T_7 ? 6'h27 : _stq_retry_idx_T_8 ? 6'h28 : _stq_retry_idx_T_9 ? 6'h29 : _stq_retry_idx_T_10 ? 6'h2A : _stq_retry_idx_T_11 ? 6'h2B : _stq_retry_idx_T_12 ? 6'h2C : _stq_retry_idx_T_13 ? 6'h2D : _stq_retry_idx_T_14 ? 6'h2E : _stq_retry_idx_T_15 ? 6'h2F : _stq_retry_idx_T_16 ? 6'h30 : _stq_retry_idx_T_17 ? 6'h31 : _stq_retry_idx_T_18 ? 6'h32 : _stq_retry_idx_T_19 ? 6'h33 : _stq_retry_idx_T_20 ? 6'h34 : _stq_retry_idx_T_21 ? 6'h35 : {5'h1B, ~_stq_retry_idx_T_22};	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :217:29, :304:44, :423:18, generators/boom/src/main/scala/util/util.scala:205:25, :351:{65,72}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [5:0]        _ldq_wakeup_idx_idx_T_34 = _ldq_wakeup_idx_T_167 & _temp_bits_T_40 ? 6'h14 : _ldq_wakeup_idx_T_175 & _temp_bits_T_42 ? 6'h15 : _ldq_wakeup_idx_T_183 & _temp_bits_T_44 ? 6'h16 : ldq_23_bits_addr_valid & ~ldq_23_bits_executed & ~ldq_23_bits_succeeded & ~ldq_23_bits_addr_is_virtual & ~ldq_retry_idx_block_23 & _temp_bits_T_46 ? 6'h17 : _ldq_wakeup_idx_T_7 ? 6'h20 : _ldq_wakeup_idx_T_15 ? 6'h21 : _ldq_wakeup_idx_T_23 ? 6'h22 : _ldq_wakeup_idx_T_31 ? 6'h23 : _ldq_wakeup_idx_T_39 ? 6'h24 : _ldq_wakeup_idx_T_47 ? 6'h25 : _ldq_wakeup_idx_T_55 ? 6'h26 : _ldq_wakeup_idx_T_63 ? 6'h27 : _ldq_wakeup_idx_T_71 ? 6'h28 : _ldq_wakeup_idx_T_79 ? 6'h29 : _ldq_wakeup_idx_T_87 ? 6'h2A : _ldq_wakeup_idx_T_95 ? 6'h2B : _ldq_wakeup_idx_T_103 ? 6'h2C : _ldq_wakeup_idx_T_111 ? 6'h2D : _ldq_wakeup_idx_T_119 ? 6'h2E : _ldq_wakeup_idx_T_127 ? 6'h2F : _ldq_wakeup_idx_T_135 ? 6'h30 : _ldq_wakeup_idx_T_143 ? 6'h31 : _ldq_wakeup_idx_T_151 ? 6'h32 : _ldq_wakeup_idx_T_159 ? 6'h33 : _ldq_wakeup_idx_T_167 ? 6'h34 : _ldq_wakeup_idx_T_175 ? 6'h35 : {5'h1B, ~_ldq_wakeup_idx_T_183};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :416:36, :432:{21,36,52,71,74}, generators/boom/src/main/scala/util/util.scala:351:{65,72}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire              _GEN_2440 = will_fire_hella_incoming_0_will_fire & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :753:55, :1543:50]
  wire [7:0][2:0]   _GEN_2441 = {{_GEN_865}, {_GEN_865}, {will_fire_hella_wakeup_0_will_fire & dmem_req_fire_0 ? 3'h4 : hella_state}, {_GEN_864 ? 3'h0 : _GEN_766 ? 3'h5 : hella_state}, {3'h0}, {{1'h1, |{hella_xcpt_ma_ld, hella_xcpt_ma_st, hella_xcpt_pf_ld, hella_xcpt_pf_st, hella_xcpt_gf_ld, hella_xcpt_gf_st, hella_xcpt_ae_ld, hella_xcpt_ae_st}, 1'h0}}, {io_hellacache_s1_kill ? (_GEN_2440 ? 3'h6 : 3'h0) : {2'h1, ~_GEN_2440}}, {_GEN_2388 ? 3'h1 : hella_state}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :240:38, :244:34, :247:20, :535:61, :753:55, :804:26, :821:26, :1290:7, :1291:28, :1315:58, :1530:{21,34}, :1532:35, :1534:19, :1536:38, :1542:34, :1543:{50,80}, :1544:21, :1546:21, :1548:85, :1549:19, :1551:19, :1553:{28,43}, :1555:17, :1556:{28,38}, :1558:{47,54,63}, :1559:19, :1561:19, :1563:40, :1565:{35,69}, :1566:21, :1575:76, :1576:21, :1579:42, :1582:{46,76}, :1583:19, :1585:40, :1587:69, :1588:21, generators/boom/src/main/scala/util/util.scala:351:72, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  always @(posedge clock) begin
    if (_GEN_770)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1295:15]
      assert__assert_33: assert(_GEN_113[io_dmem_nack_0_bits_uop_ldq_idx]);	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :1295:15]
    if (_GEN_835)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
      assert__assert_62: assert(_GEN_98[idx]);	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1461:14]
    if (_GEN_840)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
      assert__assert_64: assert(_GEN_98[idx_1]);	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1461:14]
    if (_GEN_845)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1461:14]
      assert__assert_66: assert(_GEN_98[idx_2]);	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1456:18, :1461:14]
    ldq_0_valid <= ~_GEN_2390 & _GEN_2292 & _GEN_2244 & (_GEN_2172 ? ~_GEN_2099 & _GEN_1066 : ~_GEN_2171 & _GEN_1066);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1065) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_0_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_991) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_0_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_869) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_0_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_0_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_0_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_0_bits_uop_br_mask <= ldq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1065)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_991)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_869)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1233) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_0_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_0_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_0_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_0_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_0_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_0_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_0_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1065)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_991)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_869)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_0_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h0 | (_GEN_1065 ? io_core_dis_uops_2_bits_exception : _GEN_991 ? io_core_dis_uops_1_bits_exception : _GEN_869 ? io_core_dis_uops_0_bits_exception : ldq_0_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :247:20, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_0_bits_addr_valid <= ~_GEN_2390 & _GEN_2292 & _GEN_2244 & (_GEN_2172 ? ~_GEN_2099 & _GEN_1234 : ~_GEN_2171 & _GEN_1234);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_0_bits_executed <= ~_GEN_2390 & _GEN_2292 & _GEN_2244 & _GEN_2196 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_771)) & ((_GEN_761 ? (_GEN_2024 ? (|lcam_ldq_idx_0) & _GEN_2000 : ~(_GEN_765 & ~(|lcam_ldq_idx_0)) & _GEN_2000) : _GEN_2000) | ~_GEN_1065 & (dis_ld_val_1 ? ~_GEN_944 & ldq_0_bits_executed : ~_GEN_869 & ldq_0_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1037:26, :1126:38, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_0_bits_succeeded <= _GEN_2292 & _GEN_2244 & _GEN_2196 & (_GEN_2028 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h0 ? _ldq_bits_succeeded_T : ~_GEN_1065 & (dis_ld_val_1 ? ~_GEN_944 & ldq_0_bits_succeeded : ~_GEN_869 & ldq_0_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :208:16, :247:20, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_0_bits_order_fail <= _GEN_2292 & _GEN_2244 & _GEN_2196 & (_GEN_312 ? _GEN_1113 : _GEN_317 ? _GEN_1377 | _GEN_1113 : _GEN_318 & searcher_is_older & _GEN_1378 | _GEN_1113);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_0_bits_observed <= _GEN_312 | ~_GEN_1065 & (dis_ld_val_1 ? ~_GEN_944 & ldq_0_bits_observed : ~_GEN_869 & ldq_0_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_0_bits_forward_std_val <= _GEN_2292 & _GEN_2244 & _GEN_2196 & (~_GEN_797 & _GEN_2027 | ~_GEN_1065 & (dis_ld_val_1 ? ~_GEN_944 & ldq_0_bits_forward_std_val : ~_GEN_869 & ldq_0_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2028) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_0_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_1_valid <= ~_GEN_2390 & _GEN_2293 & _GEN_2245 & (_GEN_2172 ? ~_GEN_2100 & _GEN_1068 : ~_GEN_2173 & _GEN_1068);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1067) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_1_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_992) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_1_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_870) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_1_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_1_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_1_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_1_bits_uop_br_mask <= ldq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1067)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_992)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_870)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1235) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_1_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_1_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_1_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_1_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_1_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_1_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_1_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1067)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_992)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_870)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_1_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h1 | (_GEN_1067 ? io_core_dis_uops_2_bits_exception : _GEN_992 ? io_core_dis_uops_1_bits_exception : _GEN_870 ? io_core_dis_uops_0_bits_exception : ldq_1_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_1_bits_addr_valid <= ~_GEN_2390 & _GEN_2293 & _GEN_2245 & (_GEN_2172 ? ~_GEN_2100 & _GEN_1236 : ~_GEN_2173 & _GEN_1236);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_1_bits_executed <= ~_GEN_2390 & _GEN_2293 & _GEN_2245 & _GEN_2197 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_772)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_321 & _GEN_2001 : ~(_GEN_765 & _GEN_321) & _GEN_2001) : _GEN_2001) | ~_GEN_1067 & (dis_ld_val_1 ? ~_GEN_946 & ldq_1_bits_executed : ~_GEN_870 & ldq_1_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_1_bits_succeeded <= _GEN_2293 & _GEN_2245 & _GEN_2197 & (_GEN_2030 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h1 ? _ldq_bits_succeeded_T : ~_GEN_1067 & (dis_ld_val_1 ? ~_GEN_946 & ldq_1_bits_succeeded : ~_GEN_870 & ldq_1_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_1_bits_order_fail <= _GEN_2293 & _GEN_2245 & _GEN_2197 & (_GEN_346 ? _GEN_1114 : _GEN_350 ? _GEN_1379 | _GEN_1114 : _GEN_351 & searcher_is_older_1 & _GEN_1380 | _GEN_1114);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_1_bits_observed <= _GEN_346 | ~_GEN_1067 & (dis_ld_val_1 ? ~_GEN_946 & ldq_1_bits_observed : ~_GEN_870 & ldq_1_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_1_bits_forward_std_val <= _GEN_2293 & _GEN_2245 & _GEN_2197 & (~_GEN_797 & _GEN_2029 | ~_GEN_1067 & (dis_ld_val_1 ? ~_GEN_946 & ldq_1_bits_forward_std_val : ~_GEN_870 & ldq_1_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2030) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_1_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_2_valid <= ~_GEN_2390 & _GEN_2294 & _GEN_2246 & (_GEN_2172 ? ~_GEN_2101 & _GEN_1070 : ~_GEN_2174 & _GEN_1070);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1069) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_2_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_993) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_2_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_871) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_2_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_2_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_2_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_2_bits_uop_br_mask <= ldq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1069)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_993)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_871)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1237) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_2_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_2_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_2_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_2_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_2_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_2_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_2_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1069)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_993)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_871)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_2_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h2 | (_GEN_1069 ? io_core_dis_uops_2_bits_exception : _GEN_993 ? io_core_dis_uops_1_bits_exception : _GEN_871 ? io_core_dis_uops_0_bits_exception : ldq_2_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_2_bits_addr_valid <= ~_GEN_2390 & _GEN_2294 & _GEN_2246 & (_GEN_2172 ? ~_GEN_2101 & _GEN_1238 : ~_GEN_2174 & _GEN_1238);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_2_bits_executed <= ~_GEN_2390 & _GEN_2294 & _GEN_2246 & _GEN_2198 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_773)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_322 & _GEN_2002 : ~(_GEN_765 & _GEN_322) & _GEN_2002) : _GEN_2002) | ~_GEN_1069 & (dis_ld_val_1 ? ~_GEN_948 & ldq_2_bits_executed : ~_GEN_871 & ldq_2_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_2_bits_succeeded <= _GEN_2294 & _GEN_2246 & _GEN_2198 & (_GEN_2032 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h2 ? _ldq_bits_succeeded_T : ~_GEN_1069 & (dis_ld_val_1 ? ~_GEN_948 & ldq_2_bits_succeeded : ~_GEN_871 & ldq_2_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_2_bits_order_fail <= _GEN_2294 & _GEN_2246 & _GEN_2198 & (_GEN_357 ? _GEN_1115 : _GEN_361 ? _GEN_1381 | _GEN_1115 : _GEN_362 & searcher_is_older_2 & _GEN_1382 | _GEN_1115);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_2_bits_observed <= _GEN_357 | ~_GEN_1069 & (dis_ld_val_1 ? ~_GEN_948 & ldq_2_bits_observed : ~_GEN_871 & ldq_2_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_2_bits_forward_std_val <= _GEN_2294 & _GEN_2246 & _GEN_2198 & (~_GEN_797 & _GEN_2031 | ~_GEN_1069 & (dis_ld_val_1 ? ~_GEN_948 & ldq_2_bits_forward_std_val : ~_GEN_871 & ldq_2_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2032) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_2_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_3_valid <= ~_GEN_2390 & _GEN_2295 & _GEN_2247 & (_GEN_2172 ? ~_GEN_2102 & _GEN_1072 : ~_GEN_2175 & _GEN_1072);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1071) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_3_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_994) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_3_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_872) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_3_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_3_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_3_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_3_bits_uop_br_mask <= ldq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1071)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_994)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_872)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1239) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_3_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_3_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_3_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_3_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_3_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_3_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_3_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1071)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_994)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_872)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_3_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h3 | (_GEN_1071 ? io_core_dis_uops_2_bits_exception : _GEN_994 ? io_core_dis_uops_1_bits_exception : _GEN_872 ? io_core_dis_uops_0_bits_exception : ldq_3_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_3_bits_addr_valid <= ~_GEN_2390 & _GEN_2295 & _GEN_2247 & (_GEN_2172 ? ~_GEN_2102 & _GEN_1240 : ~_GEN_2175 & _GEN_1240);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_3_bits_executed <= ~_GEN_2390 & _GEN_2295 & _GEN_2247 & _GEN_2199 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_774)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_323 & _GEN_2003 : ~(_GEN_765 & _GEN_323) & _GEN_2003) : _GEN_2003) | ~_GEN_1071 & (dis_ld_val_1 ? ~_GEN_950 & ldq_3_bits_executed : ~_GEN_872 & ldq_3_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_3_bits_succeeded <= _GEN_2295 & _GEN_2247 & _GEN_2199 & (_GEN_2034 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h3 ? _ldq_bits_succeeded_T : ~_GEN_1071 & (dis_ld_val_1 ? ~_GEN_950 & ldq_3_bits_succeeded : ~_GEN_872 & ldq_3_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_3_bits_order_fail <= _GEN_2295 & _GEN_2247 & _GEN_2199 & (_GEN_368 ? _GEN_1116 : _GEN_372 ? _GEN_1383 | _GEN_1116 : _GEN_373 & searcher_is_older_3 & _GEN_1384 | _GEN_1116);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_3_bits_observed <= _GEN_368 | ~_GEN_1071 & (dis_ld_val_1 ? ~_GEN_950 & ldq_3_bits_observed : ~_GEN_872 & ldq_3_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_3_bits_forward_std_val <= _GEN_2295 & _GEN_2247 & _GEN_2199 & (~_GEN_797 & _GEN_2033 | ~_GEN_1071 & (dis_ld_val_1 ? ~_GEN_950 & ldq_3_bits_forward_std_val : ~_GEN_872 & ldq_3_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2034) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_3_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_4_valid <= ~_GEN_2390 & _GEN_2296 & _GEN_2248 & (_GEN_2172 ? ~_GEN_2103 & _GEN_1074 : ~_GEN_2176 & _GEN_1074);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1073) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_4_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_995) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_4_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_873) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_4_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_4_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_4_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_4_bits_uop_br_mask <= ldq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1073)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_995)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_873)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1241) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_4_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_4_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_4_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_4_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_4_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_4_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_4_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1073)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_995)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_873)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_4_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h4 | (_GEN_1073 ? io_core_dis_uops_2_bits_exception : _GEN_995 ? io_core_dis_uops_1_bits_exception : _GEN_873 ? io_core_dis_uops_0_bits_exception : ldq_4_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_4_bits_addr_valid <= ~_GEN_2390 & _GEN_2296 & _GEN_2248 & (_GEN_2172 ? ~_GEN_2103 & _GEN_1242 : ~_GEN_2176 & _GEN_1242);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_4_bits_executed <= ~_GEN_2390 & _GEN_2296 & _GEN_2248 & _GEN_2200 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_775)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_324 & _GEN_2004 : ~(_GEN_765 & _GEN_324) & _GEN_2004) : _GEN_2004) | ~_GEN_1073 & (dis_ld_val_1 ? ~_GEN_952 & ldq_4_bits_executed : ~_GEN_873 & ldq_4_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_4_bits_succeeded <= _GEN_2296 & _GEN_2248 & _GEN_2200 & (_GEN_2036 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h4 ? _ldq_bits_succeeded_T : ~_GEN_1073 & (dis_ld_val_1 ? ~_GEN_952 & ldq_4_bits_succeeded : ~_GEN_873 & ldq_4_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_4_bits_order_fail <= _GEN_2296 & _GEN_2248 & _GEN_2200 & (_GEN_379 ? _GEN_1117 : _GEN_383 ? _GEN_1385 | _GEN_1117 : _GEN_384 & searcher_is_older_4 & _GEN_1386 | _GEN_1117);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_4_bits_observed <= _GEN_379 | ~_GEN_1073 & (dis_ld_val_1 ? ~_GEN_952 & ldq_4_bits_observed : ~_GEN_873 & ldq_4_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_4_bits_forward_std_val <= _GEN_2296 & _GEN_2248 & _GEN_2200 & (~_GEN_797 & _GEN_2035 | ~_GEN_1073 & (dis_ld_val_1 ? ~_GEN_952 & ldq_4_bits_forward_std_val : ~_GEN_873 & ldq_4_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2036) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_4_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_5_valid <= ~_GEN_2390 & _GEN_2297 & _GEN_2249 & (_GEN_2172 ? ~_GEN_2104 & _GEN_1076 : ~_GEN_2177 & _GEN_1076);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1075) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_5_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_996) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_5_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_874) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_5_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_5_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_5_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_5_bits_uop_br_mask <= ldq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1075)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_996)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_874)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1243) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_5_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_5_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_5_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_5_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_5_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_5_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_5_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1075)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_996)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_874)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_5_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h5 | (_GEN_1075 ? io_core_dis_uops_2_bits_exception : _GEN_996 ? io_core_dis_uops_1_bits_exception : _GEN_874 ? io_core_dis_uops_0_bits_exception : ldq_5_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_5_bits_addr_valid <= ~_GEN_2390 & _GEN_2297 & _GEN_2249 & (_GEN_2172 ? ~_GEN_2104 & _GEN_1244 : ~_GEN_2177 & _GEN_1244);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_5_bits_executed <= ~_GEN_2390 & _GEN_2297 & _GEN_2249 & _GEN_2201 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_776)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_325 & _GEN_2005 : ~(_GEN_765 & _GEN_325) & _GEN_2005) : _GEN_2005) | ~_GEN_1075 & (dis_ld_val_1 ? ~_GEN_954 & ldq_5_bits_executed : ~_GEN_874 & ldq_5_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_5_bits_succeeded <= _GEN_2297 & _GEN_2249 & _GEN_2201 & (_GEN_2038 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h5 ? _ldq_bits_succeeded_T : ~_GEN_1075 & (dis_ld_val_1 ? ~_GEN_954 & ldq_5_bits_succeeded : ~_GEN_874 & ldq_5_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_5_bits_order_fail <= _GEN_2297 & _GEN_2249 & _GEN_2201 & (_GEN_390 ? _GEN_1118 : _GEN_394 ? _GEN_1387 | _GEN_1118 : _GEN_395 & searcher_is_older_5 & _GEN_1388 | _GEN_1118);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_5_bits_observed <= _GEN_390 | ~_GEN_1075 & (dis_ld_val_1 ? ~_GEN_954 & ldq_5_bits_observed : ~_GEN_874 & ldq_5_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_5_bits_forward_std_val <= _GEN_2297 & _GEN_2249 & _GEN_2201 & (~_GEN_797 & _GEN_2037 | ~_GEN_1075 & (dis_ld_val_1 ? ~_GEN_954 & ldq_5_bits_forward_std_val : ~_GEN_874 & ldq_5_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2038) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_5_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_6_valid <= ~_GEN_2390 & _GEN_2298 & _GEN_2250 & (_GEN_2172 ? ~_GEN_2105 & _GEN_1078 : ~_GEN_2178 & _GEN_1078);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1077) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_6_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_997) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_6_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_875) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_6_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_6_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_6_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_6_bits_uop_br_mask <= ldq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1077)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_997)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_875)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1245) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_6_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_6_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_6_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_6_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_6_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_6_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_6_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1077)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_997)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_875)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_6_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h6 | (_GEN_1077 ? io_core_dis_uops_2_bits_exception : _GEN_997 ? io_core_dis_uops_1_bits_exception : _GEN_875 ? io_core_dis_uops_0_bits_exception : ldq_6_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_6_bits_addr_valid <= ~_GEN_2390 & _GEN_2298 & _GEN_2250 & (_GEN_2172 ? ~_GEN_2105 & _GEN_1246 : ~_GEN_2178 & _GEN_1246);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_6_bits_executed <= ~_GEN_2390 & _GEN_2298 & _GEN_2250 & _GEN_2202 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_777)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_326 & _GEN_2006 : ~(_GEN_765 & _GEN_326) & _GEN_2006) : _GEN_2006) | ~_GEN_1077 & (dis_ld_val_1 ? ~_GEN_956 & ldq_6_bits_executed : ~_GEN_875 & ldq_6_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_6_bits_succeeded <= _GEN_2298 & _GEN_2250 & _GEN_2202 & (_GEN_2040 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h6 ? _ldq_bits_succeeded_T : ~_GEN_1077 & (dis_ld_val_1 ? ~_GEN_956 & ldq_6_bits_succeeded : ~_GEN_875 & ldq_6_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_6_bits_order_fail <= _GEN_2298 & _GEN_2250 & _GEN_2202 & (_GEN_401 ? _GEN_1119 : _GEN_405 ? _GEN_1389 | _GEN_1119 : _GEN_406 & searcher_is_older_6 & _GEN_1390 | _GEN_1119);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_6_bits_observed <= _GEN_401 | ~_GEN_1077 & (dis_ld_val_1 ? ~_GEN_956 & ldq_6_bits_observed : ~_GEN_875 & ldq_6_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_6_bits_forward_std_val <= _GEN_2298 & _GEN_2250 & _GEN_2202 & (~_GEN_797 & _GEN_2039 | ~_GEN_1077 & (dis_ld_val_1 ? ~_GEN_956 & ldq_6_bits_forward_std_val : ~_GEN_875 & ldq_6_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2040) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_6_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_7_valid <= ~_GEN_2390 & _GEN_2299 & _GEN_2251 & (_GEN_2172 ? ~_GEN_2106 & _GEN_1080 : ~_GEN_2179 & _GEN_1080);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1079) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_7_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_998) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_7_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_876) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_7_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_7_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_7_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_7_bits_uop_br_mask <= ldq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1079)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_998)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_876)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1247) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_7_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_7_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_7_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_7_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_7_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_7_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_7_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1079)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_998)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_876)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_7_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h7 | (_GEN_1079 ? io_core_dis_uops_2_bits_exception : _GEN_998 ? io_core_dis_uops_1_bits_exception : _GEN_876 ? io_core_dis_uops_0_bits_exception : ldq_7_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_7_bits_addr_valid <= ~_GEN_2390 & _GEN_2299 & _GEN_2251 & (_GEN_2172 ? ~_GEN_2106 & _GEN_1248 : ~_GEN_2179 & _GEN_1248);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_7_bits_executed <= ~_GEN_2390 & _GEN_2299 & _GEN_2251 & _GEN_2203 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_778)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_327 & _GEN_2007 : ~(_GEN_765 & _GEN_327) & _GEN_2007) : _GEN_2007) | ~_GEN_1079 & (dis_ld_val_1 ? ~_GEN_958 & ldq_7_bits_executed : ~_GEN_876 & ldq_7_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_7_bits_succeeded <= _GEN_2299 & _GEN_2251 & _GEN_2203 & (_GEN_2042 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h7 ? _ldq_bits_succeeded_T : ~_GEN_1079 & (dis_ld_val_1 ? ~_GEN_958 & ldq_7_bits_succeeded : ~_GEN_876 & ldq_7_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_7_bits_order_fail <= _GEN_2299 & _GEN_2251 & _GEN_2203 & (_GEN_412 ? _GEN_1120 : _GEN_416 ? _GEN_1391 | _GEN_1120 : _GEN_417 & searcher_is_older_7 & _GEN_1392 | _GEN_1120);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_7_bits_observed <= _GEN_412 | ~_GEN_1079 & (dis_ld_val_1 ? ~_GEN_958 & ldq_7_bits_observed : ~_GEN_876 & ldq_7_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_7_bits_forward_std_val <= _GEN_2299 & _GEN_2251 & _GEN_2203 & (~_GEN_797 & _GEN_2041 | ~_GEN_1079 & (dis_ld_val_1 ? ~_GEN_958 & ldq_7_bits_forward_std_val : ~_GEN_876 & ldq_7_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2042) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_7_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_8_valid <= ~_GEN_2390 & _GEN_2300 & _GEN_2252 & (_GEN_2172 ? ~_GEN_2107 & _GEN_1082 : ~_GEN_2180 & _GEN_1082);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1081) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_8_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_999) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_8_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_877) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_8_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_8_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_8_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_8_bits_uop_br_mask <= ldq_8_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1081)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_999)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_877)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1249) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_8_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_8_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_8_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_8_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_8_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_8_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_8_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_8_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_8_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_8_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1081)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_999)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_877)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_8_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h8 | (_GEN_1081 ? io_core_dis_uops_2_bits_exception : _GEN_999 ? io_core_dis_uops_1_bits_exception : _GEN_877 ? io_core_dis_uops_0_bits_exception : ldq_8_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_8_bits_addr_valid <= ~_GEN_2390 & _GEN_2300 & _GEN_2252 & (_GEN_2172 ? ~_GEN_2107 & _GEN_1250 : ~_GEN_2180 & _GEN_1250);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_8_bits_executed <= ~_GEN_2390 & _GEN_2300 & _GEN_2252 & _GEN_2204 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_779)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_328 & _GEN_2008 : ~(_GEN_765 & _GEN_328) & _GEN_2008) : _GEN_2008) | ~_GEN_1081 & (dis_ld_val_1 ? ~_GEN_960 & ldq_8_bits_executed : ~_GEN_877 & ldq_8_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_8_bits_succeeded <= _GEN_2300 & _GEN_2252 & _GEN_2204 & (_GEN_2044 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h8 ? _ldq_bits_succeeded_T : ~_GEN_1081 & (dis_ld_val_1 ? ~_GEN_960 & ldq_8_bits_succeeded : ~_GEN_877 & ldq_8_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_8_bits_order_fail <= _GEN_2300 & _GEN_2252 & _GEN_2204 & (_GEN_423 ? _GEN_1121 : _GEN_427 ? _GEN_1393 | _GEN_1121 : _GEN_428 & searcher_is_older_8 & _GEN_1394 | _GEN_1121);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_8_bits_observed <= _GEN_423 | ~_GEN_1081 & (dis_ld_val_1 ? ~_GEN_960 & ldq_8_bits_observed : ~_GEN_877 & ldq_8_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_8_bits_forward_std_val <= _GEN_2300 & _GEN_2252 & _GEN_2204 & (~_GEN_797 & _GEN_2043 | ~_GEN_1081 & (dis_ld_val_1 ? ~_GEN_960 & ldq_8_bits_forward_std_val : ~_GEN_877 & ldq_8_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2044) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_8_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_9_valid <= ~_GEN_2390 & _GEN_2301 & _GEN_2253 & (_GEN_2172 ? ~_GEN_2108 & _GEN_1084 : ~_GEN_2181 & _GEN_1084);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1083) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_9_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1000) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_9_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_878) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_9_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_9_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_9_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_9_bits_uop_br_mask <= ldq_9_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1083)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1000)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_878)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1251) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_9_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_9_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_9_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_9_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_9_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_9_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_9_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_9_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_9_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_9_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1083)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1000)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_878)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_9_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h9 | (_GEN_1083 ? io_core_dis_uops_2_bits_exception : _GEN_1000 ? io_core_dis_uops_1_bits_exception : _GEN_878 ? io_core_dis_uops_0_bits_exception : ldq_9_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_9_bits_addr_valid <= ~_GEN_2390 & _GEN_2301 & _GEN_2253 & (_GEN_2172 ? ~_GEN_2108 & _GEN_1252 : ~_GEN_2181 & _GEN_1252);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_9_bits_executed <= ~_GEN_2390 & _GEN_2301 & _GEN_2253 & _GEN_2205 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_780)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_329 & _GEN_2009 : ~(_GEN_765 & _GEN_329) & _GEN_2009) : _GEN_2009) | ~_GEN_1083 & (dis_ld_val_1 ? ~_GEN_962 & ldq_9_bits_executed : ~_GEN_878 & ldq_9_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_9_bits_succeeded <= _GEN_2301 & _GEN_2253 & _GEN_2205 & (_GEN_2046 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h9 ? _ldq_bits_succeeded_T : ~_GEN_1083 & (dis_ld_val_1 ? ~_GEN_962 & ldq_9_bits_succeeded : ~_GEN_878 & ldq_9_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_9_bits_order_fail <= _GEN_2301 & _GEN_2253 & _GEN_2205 & (_GEN_434 ? _GEN_1122 : _GEN_438 ? _GEN_1395 | _GEN_1122 : _GEN_439 & searcher_is_older_9 & _GEN_1396 | _GEN_1122);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_9_bits_observed <= _GEN_434 | ~_GEN_1083 & (dis_ld_val_1 ? ~_GEN_962 & ldq_9_bits_observed : ~_GEN_878 & ldq_9_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_9_bits_forward_std_val <= _GEN_2301 & _GEN_2253 & _GEN_2205 & (~_GEN_797 & _GEN_2045 | ~_GEN_1083 & (dis_ld_val_1 ? ~_GEN_962 & ldq_9_bits_forward_std_val : ~_GEN_878 & ldq_9_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2046) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_9_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_10_valid <= ~_GEN_2390 & _GEN_2302 & _GEN_2254 & (_GEN_2172 ? ~_GEN_2109 & _GEN_1086 : ~_GEN_2182 & _GEN_1086);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1085) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_10_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1001) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_10_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_879) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_10_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_10_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_10_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_10_bits_uop_br_mask <= ldq_10_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1085)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1001)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_879)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1253) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_10_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_10_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_10_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_10_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_10_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_10_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_10_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_10_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_10_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_10_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1085)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1001)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_879)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_10_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hA | (_GEN_1085 ? io_core_dis_uops_2_bits_exception : _GEN_1001 ? io_core_dis_uops_1_bits_exception : _GEN_879 ? io_core_dis_uops_0_bits_exception : ldq_10_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_10_bits_addr_valid <= ~_GEN_2390 & _GEN_2302 & _GEN_2254 & (_GEN_2172 ? ~_GEN_2109 & _GEN_1254 : ~_GEN_2182 & _GEN_1254);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_10_bits_executed <= ~_GEN_2390 & _GEN_2302 & _GEN_2254 & _GEN_2206 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_781)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_330 & _GEN_2010 : ~(_GEN_765 & _GEN_330) & _GEN_2010) : _GEN_2010) | ~_GEN_1085 & (dis_ld_val_1 ? ~_GEN_964 & ldq_10_bits_executed : ~_GEN_879 & ldq_10_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_10_bits_succeeded <= _GEN_2302 & _GEN_2254 & _GEN_2206 & (_GEN_2048 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hA ? _ldq_bits_succeeded_T : ~_GEN_1085 & (dis_ld_val_1 ? ~_GEN_964 & ldq_10_bits_succeeded : ~_GEN_879 & ldq_10_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_10_bits_order_fail <= _GEN_2302 & _GEN_2254 & _GEN_2206 & (_GEN_445 ? _GEN_1123 : _GEN_449 ? _GEN_1397 | _GEN_1123 : _GEN_450 & searcher_is_older_10 & _GEN_1398 | _GEN_1123);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_10_bits_observed <= _GEN_445 | ~_GEN_1085 & (dis_ld_val_1 ? ~_GEN_964 & ldq_10_bits_observed : ~_GEN_879 & ldq_10_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_10_bits_forward_std_val <= _GEN_2302 & _GEN_2254 & _GEN_2206 & (~_GEN_797 & _GEN_2047 | ~_GEN_1085 & (dis_ld_val_1 ? ~_GEN_964 & ldq_10_bits_forward_std_val : ~_GEN_879 & ldq_10_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2048) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_10_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_11_valid <= ~_GEN_2390 & _GEN_2303 & _GEN_2255 & (_GEN_2172 ? ~_GEN_2110 & _GEN_1088 : ~_GEN_2183 & _GEN_1088);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1087) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_11_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1002) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_11_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_880) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_11_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_11_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_11_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_11_bits_uop_br_mask <= ldq_11_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1087)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1002)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_880)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1255) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_11_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_11_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_11_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_11_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_11_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_11_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_11_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_11_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_11_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_11_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1087)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1002)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_880)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_11_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hB | (_GEN_1087 ? io_core_dis_uops_2_bits_exception : _GEN_1002 ? io_core_dis_uops_1_bits_exception : _GEN_880 ? io_core_dis_uops_0_bits_exception : ldq_11_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_11_bits_addr_valid <= ~_GEN_2390 & _GEN_2303 & _GEN_2255 & (_GEN_2172 ? ~_GEN_2110 & _GEN_1256 : ~_GEN_2183 & _GEN_1256);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_11_bits_executed <= ~_GEN_2390 & _GEN_2303 & _GEN_2255 & _GEN_2207 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_782)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_331 & _GEN_2011 : ~(_GEN_765 & _GEN_331) & _GEN_2011) : _GEN_2011) | ~_GEN_1087 & (dis_ld_val_1 ? ~_GEN_966 & ldq_11_bits_executed : ~_GEN_880 & ldq_11_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_11_bits_succeeded <= _GEN_2303 & _GEN_2255 & _GEN_2207 & (_GEN_2050 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hB ? _ldq_bits_succeeded_T : ~_GEN_1087 & (dis_ld_val_1 ? ~_GEN_966 & ldq_11_bits_succeeded : ~_GEN_880 & ldq_11_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_11_bits_order_fail <= _GEN_2303 & _GEN_2255 & _GEN_2207 & (_GEN_456 ? _GEN_1124 : _GEN_460 ? _GEN_1399 | _GEN_1124 : _GEN_461 & searcher_is_older_11 & _GEN_1400 | _GEN_1124);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_11_bits_observed <= _GEN_456 | ~_GEN_1087 & (dis_ld_val_1 ? ~_GEN_966 & ldq_11_bits_observed : ~_GEN_880 & ldq_11_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_11_bits_forward_std_val <= _GEN_2303 & _GEN_2255 & _GEN_2207 & (~_GEN_797 & _GEN_2049 | ~_GEN_1087 & (dis_ld_val_1 ? ~_GEN_966 & ldq_11_bits_forward_std_val : ~_GEN_880 & ldq_11_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2050) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_11_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_12_valid <= ~_GEN_2390 & _GEN_2304 & _GEN_2256 & (_GEN_2172 ? ~_GEN_2111 & _GEN_1090 : ~_GEN_2184 & _GEN_1090);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1089) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_12_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1003) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_12_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_881) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_12_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_12_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_12_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_12_bits_uop_br_mask <= ldq_12_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1089)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1003)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_881)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1257) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_12_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_12_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_12_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_12_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_12_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_12_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_12_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_12_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_12_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_12_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1089)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1003)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_881)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_12_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hC | (_GEN_1089 ? io_core_dis_uops_2_bits_exception : _GEN_1003 ? io_core_dis_uops_1_bits_exception : _GEN_881 ? io_core_dis_uops_0_bits_exception : ldq_12_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_12_bits_addr_valid <= ~_GEN_2390 & _GEN_2304 & _GEN_2256 & (_GEN_2172 ? ~_GEN_2111 & _GEN_1258 : ~_GEN_2184 & _GEN_1258);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_12_bits_executed <= ~_GEN_2390 & _GEN_2304 & _GEN_2256 & _GEN_2208 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_783)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_332 & _GEN_2012 : ~(_GEN_765 & _GEN_332) & _GEN_2012) : _GEN_2012) | ~_GEN_1089 & (dis_ld_val_1 ? ~_GEN_968 & ldq_12_bits_executed : ~_GEN_881 & ldq_12_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_12_bits_succeeded <= _GEN_2304 & _GEN_2256 & _GEN_2208 & (_GEN_2052 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hC ? _ldq_bits_succeeded_T : ~_GEN_1089 & (dis_ld_val_1 ? ~_GEN_968 & ldq_12_bits_succeeded : ~_GEN_881 & ldq_12_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_12_bits_order_fail <= _GEN_2304 & _GEN_2256 & _GEN_2208 & (_GEN_467 ? _GEN_1125 : _GEN_471 ? _GEN_1401 | _GEN_1125 : _GEN_472 & searcher_is_older_12 & _GEN_1402 | _GEN_1125);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_12_bits_observed <= _GEN_467 | ~_GEN_1089 & (dis_ld_val_1 ? ~_GEN_968 & ldq_12_bits_observed : ~_GEN_881 & ldq_12_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_12_bits_forward_std_val <= _GEN_2304 & _GEN_2256 & _GEN_2208 & (~_GEN_797 & _GEN_2051 | ~_GEN_1089 & (dis_ld_val_1 ? ~_GEN_968 & ldq_12_bits_forward_std_val : ~_GEN_881 & ldq_12_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2052) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_12_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_13_valid <= ~_GEN_2390 & _GEN_2305 & _GEN_2257 & (_GEN_2172 ? ~_GEN_2112 & _GEN_1092 : ~_GEN_2185 & _GEN_1092);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1091) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_13_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1004) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_13_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_882) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_13_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_13_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_13_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_13_bits_uop_br_mask <= ldq_13_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1091)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1004)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_882)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1259) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_13_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_13_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_13_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_13_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_13_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_13_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_13_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_13_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_13_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_13_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1091)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1004)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_882)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_13_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hD | (_GEN_1091 ? io_core_dis_uops_2_bits_exception : _GEN_1004 ? io_core_dis_uops_1_bits_exception : _GEN_882 ? io_core_dis_uops_0_bits_exception : ldq_13_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_13_bits_addr_valid <= ~_GEN_2390 & _GEN_2305 & _GEN_2257 & (_GEN_2172 ? ~_GEN_2112 & _GEN_1260 : ~_GEN_2185 & _GEN_1260);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_13_bits_executed <= ~_GEN_2390 & _GEN_2305 & _GEN_2257 & _GEN_2209 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_784)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_333 & _GEN_2013 : ~(_GEN_765 & _GEN_333) & _GEN_2013) : _GEN_2013) | ~_GEN_1091 & (dis_ld_val_1 ? ~_GEN_970 & ldq_13_bits_executed : ~_GEN_882 & ldq_13_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_13_bits_succeeded <= _GEN_2305 & _GEN_2257 & _GEN_2209 & (_GEN_2054 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hD ? _ldq_bits_succeeded_T : ~_GEN_1091 & (dis_ld_val_1 ? ~_GEN_970 & ldq_13_bits_succeeded : ~_GEN_882 & ldq_13_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_13_bits_order_fail <= _GEN_2305 & _GEN_2257 & _GEN_2209 & (_GEN_478 ? _GEN_1126 : _GEN_482 ? _GEN_1403 | _GEN_1126 : _GEN_483 & searcher_is_older_13 & _GEN_1404 | _GEN_1126);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_13_bits_observed <= _GEN_478 | ~_GEN_1091 & (dis_ld_val_1 ? ~_GEN_970 & ldq_13_bits_observed : ~_GEN_882 & ldq_13_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_13_bits_forward_std_val <= _GEN_2305 & _GEN_2257 & _GEN_2209 & (~_GEN_797 & _GEN_2053 | ~_GEN_1091 & (dis_ld_val_1 ? ~_GEN_970 & ldq_13_bits_forward_std_val : ~_GEN_882 & ldq_13_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2054) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_13_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_14_valid <= ~_GEN_2390 & _GEN_2306 & _GEN_2258 & (_GEN_2172 ? ~_GEN_2113 & _GEN_1094 : ~_GEN_2186 & _GEN_1094);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1093) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_14_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1005) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_14_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_883) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_14_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_14_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_14_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_14_bits_uop_br_mask <= ldq_14_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1093)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1005)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_883)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1261) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_14_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_14_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_14_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_14_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_14_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_14_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_14_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_14_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_14_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_14_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1093)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1005)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_883)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_14_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hE | (_GEN_1093 ? io_core_dis_uops_2_bits_exception : _GEN_1005 ? io_core_dis_uops_1_bits_exception : _GEN_883 ? io_core_dis_uops_0_bits_exception : ldq_14_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_14_bits_addr_valid <= ~_GEN_2390 & _GEN_2306 & _GEN_2258 & (_GEN_2172 ? ~_GEN_2113 & _GEN_1262 : ~_GEN_2186 & _GEN_1262);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_14_bits_executed <= ~_GEN_2390 & _GEN_2306 & _GEN_2258 & _GEN_2210 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_785)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_334 & _GEN_2014 : ~(_GEN_765 & _GEN_334) & _GEN_2014) : _GEN_2014) | ~_GEN_1093 & (dis_ld_val_1 ? ~_GEN_972 & ldq_14_bits_executed : ~_GEN_883 & ldq_14_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_14_bits_succeeded <= _GEN_2306 & _GEN_2258 & _GEN_2210 & (_GEN_2056 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hE ? _ldq_bits_succeeded_T : ~_GEN_1093 & (dis_ld_val_1 ? ~_GEN_972 & ldq_14_bits_succeeded : ~_GEN_883 & ldq_14_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_14_bits_order_fail <= _GEN_2306 & _GEN_2258 & _GEN_2210 & (_GEN_489 ? _GEN_1127 : _GEN_493 ? _GEN_1405 | _GEN_1127 : _GEN_494 & searcher_is_older_14 & _GEN_1406 | _GEN_1127);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_14_bits_observed <= _GEN_489 | ~_GEN_1093 & (dis_ld_val_1 ? ~_GEN_972 & ldq_14_bits_observed : ~_GEN_883 & ldq_14_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_14_bits_forward_std_val <= _GEN_2306 & _GEN_2258 & _GEN_2210 & (~_GEN_797 & _GEN_2055 | ~_GEN_1093 & (dis_ld_val_1 ? ~_GEN_972 & ldq_14_bits_forward_std_val : ~_GEN_883 & ldq_14_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2056) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_14_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_15_valid <= ~_GEN_2390 & _GEN_2307 & _GEN_2259 & (_GEN_2172 ? ~_GEN_2114 & _GEN_1096 : ~_GEN_2187 & _GEN_1096);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1095) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_15_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1006) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_15_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_884) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_15_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_15_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_15_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_15_bits_uop_br_mask <= ldq_15_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1095)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1006)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_884)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1263) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_15_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_15_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_15_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_15_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_15_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_15_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_15_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_15_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_15_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_15_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1095)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1006)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_884)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_15_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hF | (_GEN_1095 ? io_core_dis_uops_2_bits_exception : _GEN_1006 ? io_core_dis_uops_1_bits_exception : _GEN_884 ? io_core_dis_uops_0_bits_exception : ldq_15_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_15_bits_addr_valid <= ~_GEN_2390 & _GEN_2307 & _GEN_2259 & (_GEN_2172 ? ~_GEN_2114 & _GEN_1264 : ~_GEN_2187 & _GEN_1264);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_15_bits_executed <= ~_GEN_2390 & _GEN_2307 & _GEN_2259 & _GEN_2211 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_786)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_335 & _GEN_2015 : ~(_GEN_765 & _GEN_335) & _GEN_2015) : _GEN_2015) | ~_GEN_1095 & (dis_ld_val_1 ? ~_GEN_974 & ldq_15_bits_executed : ~_GEN_884 & ldq_15_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_15_bits_succeeded <= _GEN_2307 & _GEN_2259 & _GEN_2211 & (_GEN_2058 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hF ? _ldq_bits_succeeded_T : ~_GEN_1095 & (dis_ld_val_1 ? ~_GEN_974 & ldq_15_bits_succeeded : ~_GEN_884 & ldq_15_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_15_bits_order_fail <= _GEN_2307 & _GEN_2259 & _GEN_2211 & (_GEN_500 ? _GEN_1128 : _GEN_504 ? _GEN_1407 | _GEN_1128 : _GEN_505 & searcher_is_older_15 & _GEN_1408 | _GEN_1128);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_15_bits_observed <= _GEN_500 | ~_GEN_1095 & (dis_ld_val_1 ? ~_GEN_974 & ldq_15_bits_observed : ~_GEN_884 & ldq_15_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_15_bits_forward_std_val <= _GEN_2307 & _GEN_2259 & _GEN_2211 & (~_GEN_797 & _GEN_2057 | ~_GEN_1095 & (dis_ld_val_1 ? ~_GEN_974 & ldq_15_bits_forward_std_val : ~_GEN_884 & ldq_15_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2058) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_15_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_16_valid <= ~_GEN_2390 & _GEN_2308 & _GEN_2260 & (_GEN_2172 ? ~_GEN_2115 & _GEN_1098 : ~_GEN_2188 & _GEN_1098);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1097) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_16_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1007) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_16_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_885) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_16_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_16_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_16_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_16_bits_uop_br_mask <= ldq_16_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1097)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1007)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_885)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1265) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_16_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_16_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_16_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_16_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_16_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_16_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_16_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_16_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_16_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_16_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1097)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1007)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_885)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_16_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h10 | (_GEN_1097 ? io_core_dis_uops_2_bits_exception : _GEN_1007 ? io_core_dis_uops_1_bits_exception : _GEN_885 ? io_core_dis_uops_0_bits_exception : ldq_16_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_16_bits_addr_valid <= ~_GEN_2390 & _GEN_2308 & _GEN_2260 & (_GEN_2172 ? ~_GEN_2115 & _GEN_1266 : ~_GEN_2188 & _GEN_1266);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_16_bits_executed <= ~_GEN_2390 & _GEN_2308 & _GEN_2260 & _GEN_2212 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_787)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_336 & _GEN_2016 : ~(_GEN_765 & _GEN_336) & _GEN_2016) : _GEN_2016) | ~_GEN_1097 & (dis_ld_val_1 ? ~_GEN_976 & ldq_16_bits_executed : ~_GEN_885 & ldq_16_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_16_bits_succeeded <= _GEN_2308 & _GEN_2260 & _GEN_2212 & (_GEN_2060 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h10 ? _ldq_bits_succeeded_T : ~_GEN_1097 & (dis_ld_val_1 ? ~_GEN_976 & ldq_16_bits_succeeded : ~_GEN_885 & ldq_16_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_16_bits_order_fail <= _GEN_2308 & _GEN_2260 & _GEN_2212 & (_GEN_511 ? _GEN_1129 : _GEN_515 ? _GEN_1409 | _GEN_1129 : _GEN_516 & searcher_is_older_16 & _GEN_1410 | _GEN_1129);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_16_bits_observed <= _GEN_511 | ~_GEN_1097 & (dis_ld_val_1 ? ~_GEN_976 & ldq_16_bits_observed : ~_GEN_885 & ldq_16_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_16_bits_forward_std_val <= _GEN_2308 & _GEN_2260 & _GEN_2212 & (~_GEN_797 & _GEN_2059 | ~_GEN_1097 & (dis_ld_val_1 ? ~_GEN_976 & ldq_16_bits_forward_std_val : ~_GEN_885 & ldq_16_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2060) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_16_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_17_valid <= ~_GEN_2390 & _GEN_2309 & _GEN_2261 & (_GEN_2172 ? ~_GEN_2116 & _GEN_1100 : ~_GEN_2189 & _GEN_1100);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1099) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_17_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1008) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_17_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_886) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_17_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_17_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_17_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_17_bits_uop_br_mask <= ldq_17_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1099)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1008)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_886)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1267) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_17_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_17_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_17_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_17_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_17_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_17_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_17_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_17_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_17_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_17_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1099)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1008)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_886)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_17_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h11 | (_GEN_1099 ? io_core_dis_uops_2_bits_exception : _GEN_1008 ? io_core_dis_uops_1_bits_exception : _GEN_886 ? io_core_dis_uops_0_bits_exception : ldq_17_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_17_bits_addr_valid <= ~_GEN_2390 & _GEN_2309 & _GEN_2261 & (_GEN_2172 ? ~_GEN_2116 & _GEN_1268 : ~_GEN_2189 & _GEN_1268);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_17_bits_executed <= ~_GEN_2390 & _GEN_2309 & _GEN_2261 & _GEN_2213 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_788)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_337 & _GEN_2017 : ~(_GEN_765 & _GEN_337) & _GEN_2017) : _GEN_2017) | ~_GEN_1099 & (dis_ld_val_1 ? ~_GEN_978 & ldq_17_bits_executed : ~_GEN_886 & ldq_17_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_17_bits_succeeded <= _GEN_2309 & _GEN_2261 & _GEN_2213 & (_GEN_2062 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h11 ? _ldq_bits_succeeded_T : ~_GEN_1099 & (dis_ld_val_1 ? ~_GEN_978 & ldq_17_bits_succeeded : ~_GEN_886 & ldq_17_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_17_bits_order_fail <= _GEN_2309 & _GEN_2261 & _GEN_2213 & (_GEN_522 ? _GEN_1130 : _GEN_526 ? _GEN_1411 | _GEN_1130 : _GEN_527 & searcher_is_older_17 & _GEN_1412 | _GEN_1130);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_17_bits_observed <= _GEN_522 | ~_GEN_1099 & (dis_ld_val_1 ? ~_GEN_978 & ldq_17_bits_observed : ~_GEN_886 & ldq_17_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_17_bits_forward_std_val <= _GEN_2309 & _GEN_2261 & _GEN_2213 & (~_GEN_797 & _GEN_2061 | ~_GEN_1099 & (dis_ld_val_1 ? ~_GEN_978 & ldq_17_bits_forward_std_val : ~_GEN_886 & ldq_17_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2062) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_17_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_18_valid <= ~_GEN_2390 & _GEN_2310 & _GEN_2262 & (_GEN_2172 ? ~_GEN_2117 & _GEN_1102 : ~_GEN_2190 & _GEN_1102);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1101) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_18_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1009) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_18_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_887) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_18_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_18_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_18_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_18_bits_uop_br_mask <= ldq_18_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1101)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1009)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_887)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1269) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_18_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_18_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_18_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_18_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_18_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_18_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_18_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_18_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_18_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_18_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1101)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1009)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_887)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_18_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h12 | (_GEN_1101 ? io_core_dis_uops_2_bits_exception : _GEN_1009 ? io_core_dis_uops_1_bits_exception : _GEN_887 ? io_core_dis_uops_0_bits_exception : ldq_18_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_18_bits_addr_valid <= ~_GEN_2390 & _GEN_2310 & _GEN_2262 & (_GEN_2172 ? ~_GEN_2117 & _GEN_1270 : ~_GEN_2190 & _GEN_1270);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_18_bits_executed <= ~_GEN_2390 & _GEN_2310 & _GEN_2262 & _GEN_2214 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_789)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_338 & _GEN_2018 : ~(_GEN_765 & _GEN_338) & _GEN_2018) : _GEN_2018) | ~_GEN_1101 & (dis_ld_val_1 ? ~_GEN_980 & ldq_18_bits_executed : ~_GEN_887 & ldq_18_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_18_bits_succeeded <= _GEN_2310 & _GEN_2262 & _GEN_2214 & (_GEN_2064 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h12 ? _ldq_bits_succeeded_T : ~_GEN_1101 & (dis_ld_val_1 ? ~_GEN_980 & ldq_18_bits_succeeded : ~_GEN_887 & ldq_18_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_18_bits_order_fail <= _GEN_2310 & _GEN_2262 & _GEN_2214 & (_GEN_533 ? _GEN_1131 : _GEN_537 ? _GEN_1413 | _GEN_1131 : _GEN_538 & searcher_is_older_18 & _GEN_1414 | _GEN_1131);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_18_bits_observed <= _GEN_533 | ~_GEN_1101 & (dis_ld_val_1 ? ~_GEN_980 & ldq_18_bits_observed : ~_GEN_887 & ldq_18_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_18_bits_forward_std_val <= _GEN_2310 & _GEN_2262 & _GEN_2214 & (~_GEN_797 & _GEN_2063 | ~_GEN_1101 & (dis_ld_val_1 ? ~_GEN_980 & ldq_18_bits_forward_std_val : ~_GEN_887 & ldq_18_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2064) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_18_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_19_valid <= ~_GEN_2390 & _GEN_2311 & _GEN_2263 & (_GEN_2172 ? ~_GEN_2118 & _GEN_1104 : ~_GEN_2191 & _GEN_1104);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1103) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_19_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1010) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_19_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_888) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_19_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_19_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_19_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_19_bits_uop_br_mask <= ldq_19_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1103)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1010)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_888)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1271) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_19_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_19_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_19_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_19_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_19_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_19_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_19_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_19_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_19_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_19_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1103)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1010)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_888)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_19_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h13 | (_GEN_1103 ? io_core_dis_uops_2_bits_exception : _GEN_1010 ? io_core_dis_uops_1_bits_exception : _GEN_888 ? io_core_dis_uops_0_bits_exception : ldq_19_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_19_bits_addr_valid <= ~_GEN_2390 & _GEN_2311 & _GEN_2263 & (_GEN_2172 ? ~_GEN_2118 & _GEN_1272 : ~_GEN_2191 & _GEN_1272);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_19_bits_executed <= ~_GEN_2390 & _GEN_2311 & _GEN_2263 & _GEN_2215 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_790)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_339 & _GEN_2019 : ~(_GEN_765 & _GEN_339) & _GEN_2019) : _GEN_2019) | ~_GEN_1103 & (dis_ld_val_1 ? ~_GEN_982 & ldq_19_bits_executed : ~_GEN_888 & ldq_19_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_19_bits_succeeded <= _GEN_2311 & _GEN_2263 & _GEN_2215 & (_GEN_2066 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h13 ? _ldq_bits_succeeded_T : ~_GEN_1103 & (dis_ld_val_1 ? ~_GEN_982 & ldq_19_bits_succeeded : ~_GEN_888 & ldq_19_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_19_bits_order_fail <= _GEN_2311 & _GEN_2263 & _GEN_2215 & (_GEN_544 ? _GEN_1132 : _GEN_548 ? _GEN_1415 | _GEN_1132 : _GEN_549 & searcher_is_older_19 & _GEN_1416 | _GEN_1132);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_19_bits_observed <= _GEN_544 | ~_GEN_1103 & (dis_ld_val_1 ? ~_GEN_982 & ldq_19_bits_observed : ~_GEN_888 & ldq_19_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_19_bits_forward_std_val <= _GEN_2311 & _GEN_2263 & _GEN_2215 & (~_GEN_797 & _GEN_2065 | ~_GEN_1103 & (dis_ld_val_1 ? ~_GEN_982 & ldq_19_bits_forward_std_val : ~_GEN_888 & ldq_19_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2066) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_19_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_20_valid <= ~_GEN_2390 & _GEN_2312 & _GEN_2264 & (_GEN_2172 ? ~_GEN_2119 & _GEN_1106 : ~_GEN_2192 & _GEN_1106);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1105) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_20_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1011) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_20_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_889) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_20_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_20_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_20_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_20_bits_uop_br_mask <= ldq_20_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1105)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1011)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_889)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1273) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_20_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_20_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_20_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_20_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_20_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_20_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_20_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_20_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_20_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_20_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1105)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1011)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_889)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_20_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h14 | (_GEN_1105 ? io_core_dis_uops_2_bits_exception : _GEN_1011 ? io_core_dis_uops_1_bits_exception : _GEN_889 ? io_core_dis_uops_0_bits_exception : ldq_20_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_20_bits_addr_valid <= ~_GEN_2390 & _GEN_2312 & _GEN_2264 & (_GEN_2172 ? ~_GEN_2119 & _GEN_1274 : ~_GEN_2192 & _GEN_1274);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_20_bits_executed <= ~_GEN_2390 & _GEN_2312 & _GEN_2264 & _GEN_2216 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_791)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_340 & _GEN_2020 : ~(_GEN_765 & _GEN_340) & _GEN_2020) : _GEN_2020) | ~_GEN_1105 & (dis_ld_val_1 ? ~_GEN_984 & ldq_20_bits_executed : ~_GEN_889 & ldq_20_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_20_bits_succeeded <= _GEN_2312 & _GEN_2264 & _GEN_2216 & (_GEN_2068 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h14 ? _ldq_bits_succeeded_T : ~_GEN_1105 & (dis_ld_val_1 ? ~_GEN_984 & ldq_20_bits_succeeded : ~_GEN_889 & ldq_20_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_20_bits_order_fail <= _GEN_2312 & _GEN_2264 & _GEN_2216 & (_GEN_555 ? _GEN_1133 : _GEN_559 ? _GEN_1417 | _GEN_1133 : _GEN_560 & searcher_is_older_20 & _GEN_1418 | _GEN_1133);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_20_bits_observed <= _GEN_555 | ~_GEN_1105 & (dis_ld_val_1 ? ~_GEN_984 & ldq_20_bits_observed : ~_GEN_889 & ldq_20_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_20_bits_forward_std_val <= _GEN_2312 & _GEN_2264 & _GEN_2216 & (~_GEN_797 & _GEN_2067 | ~_GEN_1105 & (dis_ld_val_1 ? ~_GEN_984 & ldq_20_bits_forward_std_val : ~_GEN_889 & ldq_20_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2068) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_20_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_21_valid <= ~_GEN_2390 & _GEN_2313 & _GEN_2265 & (_GEN_2172 ? ~_GEN_2120 & _GEN_1108 : ~_GEN_2193 & _GEN_1108);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1107) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_21_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1012) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_21_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_890) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_21_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_21_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_21_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_21_bits_uop_br_mask <= ldq_21_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1107)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1012)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_890)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1275) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_21_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_21_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_21_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_21_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_21_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_21_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_21_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_21_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_21_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_21_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1107)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1012)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_890)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_21_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h15 | (_GEN_1107 ? io_core_dis_uops_2_bits_exception : _GEN_1012 ? io_core_dis_uops_1_bits_exception : _GEN_890 ? io_core_dis_uops_0_bits_exception : ldq_21_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_21_bits_addr_valid <= ~_GEN_2390 & _GEN_2313 & _GEN_2265 & (_GEN_2172 ? ~_GEN_2120 & _GEN_1276 : ~_GEN_2193 & _GEN_1276);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_21_bits_executed <= ~_GEN_2390 & _GEN_2313 & _GEN_2265 & _GEN_2217 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_792)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_341 & _GEN_2021 : ~(_GEN_765 & _GEN_341) & _GEN_2021) : _GEN_2021) | ~_GEN_1107 & (dis_ld_val_1 ? ~_GEN_986 & ldq_21_bits_executed : ~_GEN_890 & ldq_21_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_21_bits_succeeded <= _GEN_2313 & _GEN_2265 & _GEN_2217 & (_GEN_2070 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h15 ? _ldq_bits_succeeded_T : ~_GEN_1107 & (dis_ld_val_1 ? ~_GEN_986 & ldq_21_bits_succeeded : ~_GEN_890 & ldq_21_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_21_bits_order_fail <= _GEN_2313 & _GEN_2265 & _GEN_2217 & (_GEN_566 ? _GEN_1134 : _GEN_570 ? _GEN_1419 | _GEN_1134 : _GEN_571 & searcher_is_older_21 & _GEN_1420 | _GEN_1134);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_21_bits_observed <= _GEN_566 | ~_GEN_1107 & (dis_ld_val_1 ? ~_GEN_986 & ldq_21_bits_observed : ~_GEN_890 & ldq_21_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_21_bits_forward_std_val <= _GEN_2313 & _GEN_2265 & _GEN_2217 & (~_GEN_797 & _GEN_2069 | ~_GEN_1107 & (dis_ld_val_1 ? ~_GEN_986 & ldq_21_bits_forward_std_val : ~_GEN_890 & ldq_21_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2070) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_21_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_22_valid <= ~_GEN_2390 & _GEN_2314 & _GEN_2266 & (_GEN_2172 ? ~_GEN_2121 & _GEN_1110 : ~_GEN_2194 & _GEN_1110);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1109) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_22_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1013) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_22_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_891) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_22_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_22_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_22_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_22_bits_uop_br_mask <= ldq_22_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1109)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1013)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_891)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1277) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_22_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_22_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_22_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_22_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_22_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_22_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_22_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_22_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_22_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_22_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1109)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1013)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_891)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_22_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h16 | (_GEN_1109 ? io_core_dis_uops_2_bits_exception : _GEN_1013 ? io_core_dis_uops_1_bits_exception : _GEN_891 ? io_core_dis_uops_0_bits_exception : ldq_22_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58]
    ldq_22_bits_addr_valid <= ~_GEN_2390 & _GEN_2314 & _GEN_2266 & (_GEN_2172 ? ~_GEN_2121 & _GEN_1278 : ~_GEN_2194 & _GEN_1278);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_22_bits_executed <= ~_GEN_2390 & _GEN_2314 & _GEN_2266 & _GEN_2218 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_793)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_342 & _GEN_2022 : ~(_GEN_765 & _GEN_342) & _GEN_2022) : _GEN_2022) | ~_GEN_1109 & (dis_ld_val_1 ? ~_GEN_988 & ldq_22_bits_executed : ~_GEN_891 & ldq_22_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_22_bits_succeeded <= _GEN_2314 & _GEN_2266 & _GEN_2218 & (_GEN_2072 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h16 ? _ldq_bits_succeeded_T : ~_GEN_1109 & (dis_ld_val_1 ? ~_GEN_988 & ldq_22_bits_succeeded : ~_GEN_891 & ldq_22_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_22_bits_order_fail <= _GEN_2314 & _GEN_2266 & _GEN_2218 & (_GEN_577 ? _GEN_1135 : _GEN_581 ? _GEN_1421 | _GEN_1135 : _GEN_582 & searcher_is_older_22 & _GEN_1422 | _GEN_1135);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_22_bits_observed <= _GEN_577 | ~_GEN_1109 & (dis_ld_val_1 ? ~_GEN_988 & ldq_22_bits_observed : ~_GEN_891 & ldq_22_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_22_bits_forward_std_val <= _GEN_2314 & _GEN_2266 & _GEN_2218 & (~_GEN_797 & _GEN_2071 | ~_GEN_1109 & (dis_ld_val_1 ? ~_GEN_988 & ldq_22_bits_forward_std_val : ~_GEN_891 & ldq_22_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2072) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_22_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    ldq_23_valid <= ~_GEN_2390 & _GEN_2315 & _GEN_2267 & (_GEN_2172 ? ~_GEN_2122 & _GEN_1112 : ~_GEN_2195 & _GEN_1112);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :1427:5, :1430:7, :1431:32, :1458:5, :1460:31, :1465:38, :1599:22, :1600:3, :1637:30]
    if (_GEN_1111) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_st_dep_mask <= _GEN_1064;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_23_bits_youngest_stq_idx <= _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_1014) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_st_dep_mask <= _GEN_942;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :335:31]
      ldq_23_bits_youngest_stq_idx <= _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :337:21]
    end
    else if (_GEN_892) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_st_dep_mask <= _GEN_868;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:33]
      ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :216:29]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_23_bits_st_dep_mask <= (_GEN_867 | ~(_ldq_23_bits_st_dep_mask_T[23:0])) & ldq_23_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :259:{33,71}, :276:5, :277:{31,60}]
    if (ldq_23_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      ldq_23_bits_uop_br_mask <= ldq_23_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    else if (_GEN_1111)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1014)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_892)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    if (_GEN_1279) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :837:5, :839:45]
      if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
        ldq_23_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
      else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_23_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
        ldq_23_bits_uop_pdst <= _exe_tlb_uop_T_4_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :601:24]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          ldq_23_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_23_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_23_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :464:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          ldq_23_bits_addr_bits <= _exe_tlb_vaddr_T_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :611:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        ldq_23_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :769:30]
      ldq_23_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :709:58]
      ldq_23_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :843:71]
    end
    else if (_GEN_1111)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :304:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_1014)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :305:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    else if (_GEN_892)	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
    ldq_23_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h17 | (_GEN_1111 ? io_core_dis_uops_2_bits_exception : _GEN_1014 ? io_core_dis_uops_1_bits_exception : _GEN_892 ? io_core_dis_uops_0_bits_exception : ldq_23_bits_uop_exception);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :304:44, :305:44, :668:32, :672:32, :718:5, :724:7, :725:58, generators/boom/src/main/scala/util/util.scala:205:25]
    ldq_23_bits_addr_valid <= ~_GEN_2390 & _GEN_2315 & _GEN_2267 & (_GEN_2172 ? ~_GEN_2122 & _GEN_1280 : ~_GEN_2195 & _GEN_1280);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :837:5, :839:45, :1427:5, :1430:7, :1431:32, :1432:32, :1458:5, :1460:31, :1465:38, :1466:38, :1599:22, :1600:3, :1637:30, :1638:30]
    ldq_23_bits_executed <= ~_GEN_2390 & _GEN_2315 & _GEN_2267 & _GEN_2219 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_794)) & ((_GEN_761 ? (_GEN_2024 ? ~_GEN_343 & _GEN_2023 : ~(_GEN_765 & _GEN_343) & _GEN_2023) : _GEN_2023) | ~_GEN_1111 & (dis_ld_val_1 ? ~_GEN_990 & ldq_23_bits_executed : ~_GEN_892 & ldq_23_bits_executed));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :310:44, :1092:36, :1131:48, :1149:{45,72}, :1151:9, :1155:46, :1158:9, :1163:37, :1164:9, :1167:46, :1175:{30,53}, :1287:5, :1290:7, :1294:7, :1296:62, :1458:5, :1460:31, :1599:22, :1600:3, :1637:30, :1639:30]
    ldq_23_bits_succeeded <= _GEN_2315 & _GEN_2267 & _GEN_2219 & (_GEN_2074 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h17 ? _ldq_bits_succeeded_T : ~_GEN_1111 & (dis_ld_val_1 ? ~_GEN_990 & ldq_23_bits_succeeded : ~_GEN_892 & ldq_23_bits_succeeded)) : _GEN_806);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :311:44, :1287:5, :1309:5, :1311:7, :1327:{42,72}, :1347:5, :1351:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:205:25, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:12:8]
    ldq_23_bits_order_fail <= _GEN_2315 & _GEN_2267 & _GEN_2219 & (_GEN_588 ? _GEN_1136 : _GEN_592 ? _GEN_1423 | _GEN_1136 : _GEN_593 & searcher_is_older_23 & _GEN_1424 | _GEN_1136);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :303:5, :312:44, :1091:34, :1092:36, :1102:131, :1103:37, :1107:39, :1108:76, :1109:34, :1116:47, :1117:37, :1119:34, :1121:40, :1122:34, :1123:36, :1287:5, :1458:5, :1460:31, generators/boom/src/main/scala/util/util.scala:363:72]
    ldq_23_bits_observed <= _GEN_588 | ~_GEN_1111 & (dis_ld_val_1 ? ~_GEN_990 & ldq_23_bits_observed : ~_GEN_892 & ldq_23_bits_observed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :313:44, :1091:34, :1092:36, :1095:30]
    ldq_23_bits_forward_std_val <= _GEN_2315 & _GEN_2267 & _GEN_2219 & (~_GEN_797 & _GEN_2073 | ~_GEN_1111 & (dis_ld_val_1 ? ~_GEN_990 & ldq_23_bits_forward_std_val : ~_GEN_892 & ldq_23_bits_forward_std_val));	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :300:85, :303:5, :304:44, :309:44, :314:44, :1287:5, :1309:5, :1346:30, :1347:5, :1351:5, :1372:33, :1373:35, :1458:5, :1460:31]
    if (_GEN_2074) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1309:5, :1347:5, :1351:5]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1347:5, :1351:5]
      ldq_23_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16, :1068:36]
    stq_0_valid <= ~_GEN_2393 & (clear_store ? ~_GEN_2317 & _GEN_1138 : ~_GEN_2075 & _GEN_1138);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    if (_GEN_2391) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1600:3, :1605:5, :1606:16]
      stq_0_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_0_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_0_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_0_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_0_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_0_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_0_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_0_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_0_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_0_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_0_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_0_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_0_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_1_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_1_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_1_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_1_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_1_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_1_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_1_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_1_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_1_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_1_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_1_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_1_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_2_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_2_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_2_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_2_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_2_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_2_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_2_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_2_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_2_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_2_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_2_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_2_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_3_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_3_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_3_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_3_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_3_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_3_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_3_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_3_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_3_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_3_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_3_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_3_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_4_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_4_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_4_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_4_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_4_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_4_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_4_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_4_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_4_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_4_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_4_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_4_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_5_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_5_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_5_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_5_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_5_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_5_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_5_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_5_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_5_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_5_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_5_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_5_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_6_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_6_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_6_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_6_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_6_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_6_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_6_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_6_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_6_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_6_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_6_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_6_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_7_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_7_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_7_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_7_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_7_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_7_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_7_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_7_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_7_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_7_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_7_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_7_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_8_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_8_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_8_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_8_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_8_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_8_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_8_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_8_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_8_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_8_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_8_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_8_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_9_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_9_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_9_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_9_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_9_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_9_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_9_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_9_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_9_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_9_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_9_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_9_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_10_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_10_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_10_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_10_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_10_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_10_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_10_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_10_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_10_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_10_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_10_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_10_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_11_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_11_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_11_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_11_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_11_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_11_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_11_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_11_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_11_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_11_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_11_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_11_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_12_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_12_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_12_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_12_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_12_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_12_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_12_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_12_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_12_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_12_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_12_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_12_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_13_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_13_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_13_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_13_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_13_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_13_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_13_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_13_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_13_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_13_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_13_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_13_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_14_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_14_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_14_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_14_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_14_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_14_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_14_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_14_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_14_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_14_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_14_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_14_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_15_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_15_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_15_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_15_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_15_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_15_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_15_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_15_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_15_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_15_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_15_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_15_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_16_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_16_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_16_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_16_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_16_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_16_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_16_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_16_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_16_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_16_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_16_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_16_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_17_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_17_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_17_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_17_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_17_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_17_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_17_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_17_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_17_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_17_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_17_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_17_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_18_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_18_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_18_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_18_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_18_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_18_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_18_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_18_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_18_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_18_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_18_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_18_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_19_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_19_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_19_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_19_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_19_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_19_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_19_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_19_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_19_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_19_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_19_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_19_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_20_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_20_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_20_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_20_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_20_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_20_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_20_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_20_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_20_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_20_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_20_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_20_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_21_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_21_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_21_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_21_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_21_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_21_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_21_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_21_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_21_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_21_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_21_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_21_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_22_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_22_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_22_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_22_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_22_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_22_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_22_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_22_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_22_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_22_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_22_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_22_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_uopc <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_debug_inst <= 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_debug_pc <= 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_iq_type <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_23_bits_uop_fu_code <= 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_ctrl_br_type <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_ctrl_op1_sel <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_ctrl_op2_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_23_bits_uop_ctrl_imm_sel <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_23_bits_uop_ctrl_op_fcn <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :240:38]
      stq_23_bits_uop_iw_state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_br_mask <= 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_br_tag <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_ftq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_23_bits_uop_pc_lob <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_imm_packed <= 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_csr_addr <= 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_rob_idx <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_ldq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_23_bits_uop_stq_idx <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_23_bits_uop_rxq_idx <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_prs1 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_prs2 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_prs3 <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_stale_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_exc_cause <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
      stq_23_bits_uop_mem_cmd <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
      stq_23_bits_uop_mem_size <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_ldst <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_lrs1 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_lrs2 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_lrs3 <= 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      stq_23_bits_uop_dst_rtype <= 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:351:72]
      stq_23_bits_uop_lrs1_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_lrs2_rtype <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_debug_fsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_23_bits_uop_debug_tsrc <= 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :209:16]
      stq_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :215:29, :247:20]
      stq_commit_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :217:29, :247:20]
      stq_execute_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :247:20]
    end
    else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1508:3, :1600:3, :1605:5, :1606:16]
      if (_GEN_1185) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1039) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_917) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_0_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_0_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_0_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_br_mask <= stq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1185) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1039) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_917) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_0_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_0_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1185) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1039) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_917) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_0_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_0_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1281) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_0_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_0_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_0_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1185) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1039) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_917) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_0_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_0_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1185) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1039) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_917) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_0_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_0_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1186) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1040) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_918) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_1_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_1_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_1_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_br_mask <= stq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1186) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1040) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_918) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_1_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_1_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1186) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1040) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_918) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_1_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_1_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1283) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_1_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_1_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_1_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1186) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1040) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_918) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_1_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_1_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1186) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1040) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_918) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_1_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_1_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1187) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1041) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_919) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_2_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_2_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_2_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_br_mask <= stq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1187) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1041) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_919) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_2_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_2_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1187) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1041) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_919) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_2_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_2_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1285) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_2_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_2_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_2_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1187) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1041) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_919) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_2_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_2_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1187) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1041) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_919) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_2_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_2_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1188) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1042) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_920) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_3_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_3_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_3_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_br_mask <= stq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1188) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1042) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_920) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_3_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_3_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1188) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1042) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_920) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_3_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_3_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1287) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_3_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_3_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_3_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1188) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1042) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_920) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_3_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_3_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1188) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1042) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_920) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_3_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_3_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1189) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1043) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_921) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_4_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_4_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_4_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_br_mask <= stq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1189) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1043) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_921) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_4_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_4_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1189) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1043) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_921) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_4_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_4_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1289) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_4_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_4_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_4_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1189) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1043) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_921) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_4_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_4_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1189) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1043) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_921) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_4_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_4_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1190) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1044) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_922) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_5_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_5_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_5_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_br_mask <= stq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1190) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1044) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_922) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_5_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_5_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1190) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1044) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_922) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_5_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_5_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1291) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_5_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_5_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_5_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1190) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1044) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_922) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_5_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_5_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1190) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1044) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_922) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_5_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_5_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1191) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1045) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_923) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_6_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_6_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_6_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_br_mask <= stq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1191) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1045) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_923) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_6_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_6_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1191) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1045) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_923) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_6_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_6_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1293) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_6_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_6_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_6_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1191) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1045) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_923) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_6_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_6_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1191) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1045) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_923) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_6_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_6_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1192) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1046) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_924) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_7_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_7_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_7_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_br_mask <= stq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1192) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1046) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_924) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_7_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_7_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1192) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1046) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_924) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_7_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_7_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1295) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_7_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_7_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_7_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1192) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1046) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_924) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_7_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_7_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1192) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1046) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_924) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_7_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_7_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1193) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1047) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_925) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_8_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_8_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_8_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_8_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_br_mask <= stq_8_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1193) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1047) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_925) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_8_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_8_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_8_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1193) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1047) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_925) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_8_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_8_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_8_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1297) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_8_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_8_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_8_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_8_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1193) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1047) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_925) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_8_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_8_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_8_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1193) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1047) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_925) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_8_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_8_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_8_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1194) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1048) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_926) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_9_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_9_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_9_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_9_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_br_mask <= stq_9_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1194) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1048) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_926) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_9_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_9_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_9_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1194) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1048) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_926) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_9_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_9_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_9_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1299) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_9_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_9_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_9_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_9_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1194) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1048) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_926) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_9_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_9_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_9_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1194) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1048) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_926) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_9_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_9_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_9_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1195) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1049) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_927) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_10_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_10_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_10_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_10_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_br_mask <= stq_10_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1195) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1049) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_927) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_10_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_10_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_10_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1195) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1049) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_927) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_10_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_10_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_10_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1301) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_10_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_10_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_10_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_10_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1195) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1049) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_927) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_10_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_10_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_10_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1195) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1049) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_927) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_10_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_10_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_10_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1196) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1050) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_928) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_11_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_11_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_11_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_11_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_br_mask <= stq_11_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1196) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1050) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_928) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_11_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_11_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_11_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1196) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1050) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_928) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_11_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_11_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_11_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1303) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_11_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_11_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_11_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_11_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1196) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1050) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_928) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_11_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_11_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_11_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1196) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1050) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_928) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_11_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_11_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_11_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1197) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1051) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_929) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_12_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_12_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_12_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_12_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_br_mask <= stq_12_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1197) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1051) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_929) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_12_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_12_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_12_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1197) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1051) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_929) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_12_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_12_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_12_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1305) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_12_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_12_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_12_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_12_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1197) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1051) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_929) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_12_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_12_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_12_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1197) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1051) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_929) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_12_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_12_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_12_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1198) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1052) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_930) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_13_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_13_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_13_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_13_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_br_mask <= stq_13_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1198) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1052) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_930) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_13_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_13_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_13_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1198) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1052) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_930) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_13_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_13_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_13_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1307) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_13_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_13_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_13_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_13_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1198) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1052) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_930) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_13_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_13_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_13_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1198) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1052) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_930) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_13_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_13_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_13_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1199) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1053) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_931) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_14_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_14_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_14_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_14_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_br_mask <= stq_14_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1199) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1053) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_931) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_14_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_14_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_14_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1199) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1053) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_931) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_14_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_14_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_14_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1309) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_14_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_14_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_14_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_14_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1199) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1053) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_931) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_14_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_14_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_14_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1199) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1053) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_931) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_14_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_14_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_14_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1200) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1054) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_932) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_15_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_15_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_15_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_15_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_br_mask <= stq_15_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1200) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1054) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_932) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_15_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_15_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_15_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1200) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1054) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_932) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_15_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_15_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_15_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1311) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_15_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_15_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_15_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_15_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1200) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1054) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_932) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_15_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_15_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_15_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1200) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1054) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_932) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_15_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_15_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_15_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1201) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1055) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_933) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_16_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_16_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_16_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_16_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_br_mask <= stq_16_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1201) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1055) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_933) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_16_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_16_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_16_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1201) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1055) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_933) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_16_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_16_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_16_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1313) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_16_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_16_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_16_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_16_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1201) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1055) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_933) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_16_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_16_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_16_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1201) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1055) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_933) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_16_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_16_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_16_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1202) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1056) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_934) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_17_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_17_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_17_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_17_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_br_mask <= stq_17_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1202) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1056) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_934) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_17_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_17_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_17_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1202) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1056) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_934) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_17_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_17_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_17_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1315) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_17_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_17_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_17_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_17_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1202) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1056) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_934) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_17_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_17_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_17_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1202) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1056) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_934) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_17_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_17_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_17_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1203) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1057) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_935) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_18_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_18_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_18_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_18_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_br_mask <= stq_18_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1203) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1057) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_935) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_18_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_18_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_18_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1203) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1057) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_935) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_18_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_18_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_18_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1317) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_18_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_18_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_18_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_18_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1203) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1057) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_935) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_18_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_18_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_18_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1203) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1057) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_935) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_18_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_18_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_18_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1204) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1058) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_936) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_19_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_19_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_19_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_19_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_br_mask <= stq_19_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1204) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1058) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_936) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_19_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_19_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_19_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1204) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1058) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_936) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_19_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_19_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_19_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1319) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_19_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_19_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_19_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_19_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1204) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1058) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_936) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_19_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_19_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_19_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1204) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1058) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_936) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_19_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_19_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_19_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1205) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1059) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_937) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_20_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_20_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_20_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_20_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_br_mask <= stq_20_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1205) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1059) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_937) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_20_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_20_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_20_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1205) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1059) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_937) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_20_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_20_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_20_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1321) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_20_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_20_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_20_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_20_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1205) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1059) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_937) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_20_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_20_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_20_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1205) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1059) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_937) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_20_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_20_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_20_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1206) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1060) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_938) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_21_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_21_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_21_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_21_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_br_mask <= stq_21_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1206) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1060) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_938) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_21_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_21_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_21_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1206) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1060) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_938) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_21_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_21_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_21_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1323) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_21_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_21_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_21_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_21_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1206) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1060) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_938) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_21_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_21_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_21_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1206) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1060) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_938) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_21_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_21_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_21_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1207) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1061) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_939) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_22_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_22_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_22_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_22_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_br_mask <= stq_22_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1207) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1061) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_939) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_22_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_22_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_22_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1207) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1061) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_939) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_22_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_22_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_22_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1325) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_22_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_22_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_22_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_22_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1207) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1061) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_939) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_22_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_22_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_22_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1207) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1061) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_939) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_22_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_22_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_22_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1208) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1062) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_940) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_23_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_23_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_23_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (stq_23_valid)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_br_mask <= stq_23_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
      else if (_GEN_1208) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1062) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_940) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_23_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_23_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_23_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1208) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1062) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_940) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_23_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_23_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_23_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (_GEN_1327) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
        if (_exe_tlb_uop_T_2)	// @[generators/boom/src/main/scala/lsu/lsu.scala:598:53]
          stq_23_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_23_bits_uop_pdst <= _GEN_151;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_23_bits_uop_pdst <= _GEN_199;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_23_bits_uop_pdst <= 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else if (_GEN_1208) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1062) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_940) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_23_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_23_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_23_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      if (_GEN_1208) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        if (_GEN_1062) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          if (_GEN_940) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
          end
          else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
            stq_23_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
            stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          end
        end
        else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
          stq_23_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
          stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        end
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5]
        stq_23_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
      end
      if (clear_store) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1498:3, :1503:17]
        if (stq_head == 5'h17)	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, generators/boom/src/main/scala/util/util.scala:205:25]
          stq_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :215:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          stq_head <= stq_head + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :304:44, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      if (commit_store_2) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49]
        if (_GEN_842 == 5'h17)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1485:31, generators/boom/src/main/scala/util/util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :217:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          stq_commit_head <= _GEN_842 + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:217:29, :304:44, :1485:31, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      else if (commit_store_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49]
        if (wrap_14)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :217:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          stq_commit_head <= _GEN_841;	// @[generators/boom/src/main/scala/lsu/lsu.scala:217:29, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      else if (commit_store) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1454:49]
        if (wrap_12)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :217:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          stq_commit_head <= _GEN_836;	// @[generators/boom/src/main/scala/lsu/lsu.scala:217:29, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      if (clear_store & _GEN_857) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:257:33, :1287:5, :1497:29, :1498:3, :1503:17, :1508:3, :1517:5, :1518:24]
        if (stq_execute_head == 5'h17)	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, generators/boom/src/main/scala/util/util.scala:205:25]
          stq_execute_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          stq_execute_head <= stq_execute_head + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :304:44, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      else if (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | io_dmem_nack_0_bits_uop_uses_ldq | io_dmem_nack_0_bits_uop_stq_idx < stq_head ^ stq_execute_head < stq_head ^ io_dmem_nack_0_bits_uop_stq_idx >= stq_execute_head) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :218:29, :767:39, :1175:30, :1287:5, :1290:7, :1294:7, :1302:86, generators/boom/src/main/scala/util/util.scala:363:{52,64,78}]
        if (_GEN_306 | ~(will_fire_store_commit_0_will_fire & dmem_req_fire_0)) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :535:61, :753:55, :767:39, :774:43, :781:45, :790:{44,50}]
        end
        else if (stq_execute_head == 5'h17)	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, generators/boom/src/main/scala/util/util.scala:205:25]
          stq_execute_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          stq_execute_head <= stq_execute_head + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :304:44, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:767:39, :1287:5, :1290:7]
        stq_execute_head <= io_dmem_nack_0_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29]
    end
    stq_0_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_taken <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1185)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_0_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_917) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_0_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1015 | ~_GEN_917)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_0_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_0_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1185 & _GEN_1039 & _GEN_917 & stq_0_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h0 | (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20, :303:5, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1185 ? (_GEN_1039 ? (_GEN_917 ? stq_0_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_0_bits_addr_valid <= ~_GEN_2393 & (clear_store ? ~_GEN_2317 & _GEN_1282 : ~_GEN_2075 & _GEN_1282);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1281) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_0_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_0_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_0_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_0_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_0_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_0_bits_data_valid <= ~_GEN_2393 & (clear_store ? ~_GEN_2317 & _GEN_1330 : ~_GEN_2075 & _GEN_1330);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1329)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_0_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_0_bits_committed <= ~_GEN_2364 & (commit_store_2 & _GEN_2268 | (commit_store_1 ? _GEN_2220 | _GEN_2124 | _GEN_1209 : _GEN_2124 | _GEN_1209));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_0_bits_succeeded <= ~_GEN_2364 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h0 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h0)) & _GEN_1185 & _GEN_1039 & _GEN_917 & stq_0_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :218:29, :247:20, :303:5, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_1_valid <= ~_GEN_2395 & (clear_store ? ~_GEN_2319 & _GEN_1140 : ~_GEN_2076 & _GEN_1140);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_1_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_taken <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1186)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_1_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_918) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_1_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1016 | ~_GEN_918)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_1_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_1_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1186 & _GEN_1040 & _GEN_918 & stq_1_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h1 | (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1186 ? (_GEN_1040 ? (_GEN_918 ? stq_1_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_1_bits_addr_valid <= ~_GEN_2395 & (clear_store ? ~_GEN_2319 & _GEN_1284 : ~_GEN_2076 & _GEN_1284);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1283) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_1_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_1_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_1_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_1_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_1_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_1_bits_data_valid <= ~_GEN_2395 & (clear_store ? ~_GEN_2319 & _GEN_1332 : ~_GEN_2076 & _GEN_1332);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1331)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_1_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_1_bits_committed <= ~_GEN_2365 & (commit_store_2 & _GEN_2269 | (commit_store_1 ? _GEN_2221 | _GEN_2126 | _GEN_1210 : _GEN_2126 | _GEN_1210));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_1_bits_succeeded <= ~_GEN_2365 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h1 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h1)) & _GEN_1186 & _GEN_1040 & _GEN_918 & stq_1_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_2_valid <= ~_GEN_2397 & (clear_store ? ~_GEN_2321 & _GEN_1142 : ~_GEN_2077 & _GEN_1142);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_2_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_taken <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1187)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_2_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_919) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_2_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1017 | ~_GEN_919)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_2_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_2_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1187 & _GEN_1041 & _GEN_919 & stq_2_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h2 | (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1187 ? (_GEN_1041 ? (_GEN_919 ? stq_2_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_2_bits_addr_valid <= ~_GEN_2397 & (clear_store ? ~_GEN_2321 & _GEN_1286 : ~_GEN_2077 & _GEN_1286);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1285) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_2_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_2_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_2_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_2_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_2_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_2_bits_data_valid <= ~_GEN_2397 & (clear_store ? ~_GEN_2321 & _GEN_1334 : ~_GEN_2077 & _GEN_1334);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1333)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_2_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_2_bits_committed <= ~_GEN_2366 & (commit_store_2 & _GEN_2270 | (commit_store_1 ? _GEN_2222 | _GEN_2128 | _GEN_1211 : _GEN_2128 | _GEN_1211));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_2_bits_succeeded <= ~_GEN_2366 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h2 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h2)) & _GEN_1187 & _GEN_1041 & _GEN_919 & stq_2_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_3_valid <= ~_GEN_2399 & (clear_store ? ~_GEN_2323 & _GEN_1144 : ~_GEN_2078 & _GEN_1144);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_3_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_taken <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1188)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_3_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_920) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_3_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1018 | ~_GEN_920)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_3_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_3_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1188 & _GEN_1042 & _GEN_920 & stq_3_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h3 | (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1188 ? (_GEN_1042 ? (_GEN_920 ? stq_3_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_3_bits_addr_valid <= ~_GEN_2399 & (clear_store ? ~_GEN_2323 & _GEN_1288 : ~_GEN_2078 & _GEN_1288);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1287) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_3_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_3_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_3_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_3_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_3_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_3_bits_data_valid <= ~_GEN_2399 & (clear_store ? ~_GEN_2323 & _GEN_1336 : ~_GEN_2078 & _GEN_1336);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1335)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_3_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_3_bits_committed <= ~_GEN_2367 & (commit_store_2 & _GEN_2271 | (commit_store_1 ? _GEN_2223 | _GEN_2130 | _GEN_1212 : _GEN_2130 | _GEN_1212));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_3_bits_succeeded <= ~_GEN_2367 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h3 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h3)) & _GEN_1188 & _GEN_1042 & _GEN_920 & stq_3_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_4_valid <= ~_GEN_2401 & (clear_store ? ~_GEN_2325 & _GEN_1146 : ~_GEN_2079 & _GEN_1146);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_4_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_taken <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1189)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_4_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_921) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_4_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1019 | ~_GEN_921)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_4_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_4_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1189 & _GEN_1043 & _GEN_921 & stq_4_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h4 | (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1189 ? (_GEN_1043 ? (_GEN_921 ? stq_4_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_4_bits_addr_valid <= ~_GEN_2401 & (clear_store ? ~_GEN_2325 & _GEN_1290 : ~_GEN_2079 & _GEN_1290);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1289) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_4_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_4_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_4_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_4_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_4_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_4_bits_data_valid <= ~_GEN_2401 & (clear_store ? ~_GEN_2325 & _GEN_1338 : ~_GEN_2079 & _GEN_1338);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1337)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_4_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_4_bits_committed <= ~_GEN_2368 & (commit_store_2 & _GEN_2272 | (commit_store_1 ? _GEN_2224 | _GEN_2132 | _GEN_1213 : _GEN_2132 | _GEN_1213));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_4_bits_succeeded <= ~_GEN_2368 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h4 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h4)) & _GEN_1189 & _GEN_1043 & _GEN_921 & stq_4_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_5_valid <= ~_GEN_2403 & (clear_store ? ~_GEN_2327 & _GEN_1148 : ~_GEN_2080 & _GEN_1148);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_5_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_taken <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1190)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_5_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_922) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_5_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1020 | ~_GEN_922)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_5_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_5_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1190 & _GEN_1044 & _GEN_922 & stq_5_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h5 | (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1190 ? (_GEN_1044 ? (_GEN_922 ? stq_5_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_5_bits_addr_valid <= ~_GEN_2403 & (clear_store ? ~_GEN_2327 & _GEN_1292 : ~_GEN_2080 & _GEN_1292);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1291) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_5_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_5_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_5_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_5_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_5_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_5_bits_data_valid <= ~_GEN_2403 & (clear_store ? ~_GEN_2327 & _GEN_1340 : ~_GEN_2080 & _GEN_1340);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1339)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_5_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_5_bits_committed <= ~_GEN_2369 & (commit_store_2 & _GEN_2273 | (commit_store_1 ? _GEN_2225 | _GEN_2134 | _GEN_1214 : _GEN_2134 | _GEN_1214));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_5_bits_succeeded <= ~_GEN_2369 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h5 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h5)) & _GEN_1190 & _GEN_1044 & _GEN_922 & stq_5_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_6_valid <= ~_GEN_2405 & (clear_store ? ~_GEN_2329 & _GEN_1150 : ~_GEN_2081 & _GEN_1150);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_6_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_taken <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1191)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_6_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_923) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_6_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1021 | ~_GEN_923)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_6_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_6_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1191 & _GEN_1045 & _GEN_923 & stq_6_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h6 | (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1191 ? (_GEN_1045 ? (_GEN_923 ? stq_6_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_6_bits_addr_valid <= ~_GEN_2405 & (clear_store ? ~_GEN_2329 & _GEN_1294 : ~_GEN_2081 & _GEN_1294);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1293) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_6_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_6_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_6_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_6_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_6_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_6_bits_data_valid <= ~_GEN_2405 & (clear_store ? ~_GEN_2329 & _GEN_1342 : ~_GEN_2081 & _GEN_1342);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1341)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_6_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_6_bits_committed <= ~_GEN_2370 & (commit_store_2 & _GEN_2274 | (commit_store_1 ? _GEN_2226 | _GEN_2136 | _GEN_1215 : _GEN_2136 | _GEN_1215));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_6_bits_succeeded <= ~_GEN_2370 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h6 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h6)) & _GEN_1191 & _GEN_1045 & _GEN_923 & stq_6_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_7_valid <= ~_GEN_2407 & (clear_store ? ~_GEN_2331 & _GEN_1152 : ~_GEN_2082 & _GEN_1152);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_7_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_taken <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1192)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_7_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_924) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_7_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1022 | ~_GEN_924)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_7_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_7_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1192 & _GEN_1046 & _GEN_924 & stq_7_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h7 | (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1192 ? (_GEN_1046 ? (_GEN_924 ? stq_7_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_7_bits_addr_valid <= ~_GEN_2407 & (clear_store ? ~_GEN_2331 & _GEN_1296 : ~_GEN_2082 & _GEN_1296);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1295) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_7_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_7_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_7_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_7_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_7_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_7_bits_data_valid <= ~_GEN_2407 & (clear_store ? ~_GEN_2331 & _GEN_1344 : ~_GEN_2082 & _GEN_1344);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1343)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_7_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_7_bits_committed <= ~_GEN_2371 & (commit_store_2 & _GEN_2275 | (commit_store_1 ? _GEN_2227 | _GEN_2138 | _GEN_1216 : _GEN_2138 | _GEN_1216));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_7_bits_succeeded <= ~_GEN_2371 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h7 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h7)) & _GEN_1192 & _GEN_1046 & _GEN_924 & stq_7_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_8_valid <= ~_GEN_2409 & (clear_store ? ~_GEN_2333 & _GEN_1154 : ~_GEN_2083 & _GEN_1154);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_8_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_taken <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1193)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_8_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_925) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_8_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1023 | ~_GEN_925)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_8_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_8_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1193 & _GEN_1047 & _GEN_925 & stq_8_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h8 | (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1193 ? (_GEN_1047 ? (_GEN_925 ? stq_8_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_8_bits_addr_valid <= ~_GEN_2409 & (clear_store ? ~_GEN_2333 & _GEN_1298 : ~_GEN_2083 & _GEN_1298);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1297) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_8_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_8_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_8_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_8_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_8_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_8_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_8_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_8_bits_data_valid <= ~_GEN_2409 & (clear_store ? ~_GEN_2333 & _GEN_1346 : ~_GEN_2083 & _GEN_1346);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1345)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_8_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_8_bits_committed <= ~_GEN_2372 & (commit_store_2 & _GEN_2276 | (commit_store_1 ? _GEN_2228 | _GEN_2140 | _GEN_1217 : _GEN_2140 | _GEN_1217));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_8_bits_succeeded <= ~_GEN_2372 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h8 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h8)) & _GEN_1193 & _GEN_1047 & _GEN_925 & stq_8_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_9_valid <= ~_GEN_2411 & (clear_store ? ~_GEN_2335 & _GEN_1156 : ~_GEN_2084 & _GEN_1156);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_9_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_taken <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1194)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_9_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_926) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_9_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1024 | ~_GEN_926)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_9_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_9_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1194 & _GEN_1048 & _GEN_926 & stq_9_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h9 | (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1194 ? (_GEN_1048 ? (_GEN_926 ? stq_9_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_9_bits_addr_valid <= ~_GEN_2411 & (clear_store ? ~_GEN_2335 & _GEN_1300 : ~_GEN_2084 & _GEN_1300);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1299) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_9_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_9_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_9_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_9_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_9_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_9_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_9_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_9_bits_data_valid <= ~_GEN_2411 & (clear_store ? ~_GEN_2335 & _GEN_1348 : ~_GEN_2084 & _GEN_1348);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1347)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_9_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_9_bits_committed <= ~_GEN_2373 & (commit_store_2 & _GEN_2277 | (commit_store_1 ? _GEN_2229 | _GEN_2142 | _GEN_1218 : _GEN_2142 | _GEN_1218));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_9_bits_succeeded <= ~_GEN_2373 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h9 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h9)) & _GEN_1194 & _GEN_1048 & _GEN_926 & stq_9_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_10_valid <= ~_GEN_2413 & (clear_store ? ~_GEN_2337 & _GEN_1158 : ~_GEN_2085 & _GEN_1158);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_10_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_taken <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1195)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_10_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_927) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_10_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1025 | ~_GEN_927)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_10_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_10_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1195 & _GEN_1049 & _GEN_927 & stq_10_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hA | (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1195 ? (_GEN_1049 ? (_GEN_927 ? stq_10_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_10_bits_addr_valid <= ~_GEN_2413 & (clear_store ? ~_GEN_2337 & _GEN_1302 : ~_GEN_2085 & _GEN_1302);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1301) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_10_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_10_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_10_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_10_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_10_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_10_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_10_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_10_bits_data_valid <= ~_GEN_2413 & (clear_store ? ~_GEN_2337 & _GEN_1350 : ~_GEN_2085 & _GEN_1350);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1349)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_10_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_10_bits_committed <= ~_GEN_2374 & (commit_store_2 & _GEN_2278 | (commit_store_1 ? _GEN_2230 | _GEN_2144 | _GEN_1219 : _GEN_2144 | _GEN_1219));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_10_bits_succeeded <= ~_GEN_2374 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hA | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hA)) & _GEN_1195 & _GEN_1049 & _GEN_927 & stq_10_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_11_valid <= ~_GEN_2415 & (clear_store ? ~_GEN_2339 & _GEN_1160 : ~_GEN_2086 & _GEN_1160);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_11_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_taken <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1196)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_11_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_928) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_11_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1026 | ~_GEN_928)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_11_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_11_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1196 & _GEN_1050 & _GEN_928 & stq_11_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hB | (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1196 ? (_GEN_1050 ? (_GEN_928 ? stq_11_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_11_bits_addr_valid <= ~_GEN_2415 & (clear_store ? ~_GEN_2339 & _GEN_1304 : ~_GEN_2086 & _GEN_1304);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1303) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_11_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_11_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_11_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_11_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_11_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_11_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_11_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_11_bits_data_valid <= ~_GEN_2415 & (clear_store ? ~_GEN_2339 & _GEN_1352 : ~_GEN_2086 & _GEN_1352);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1351)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_11_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_11_bits_committed <= ~_GEN_2375 & (commit_store_2 & _GEN_2279 | (commit_store_1 ? _GEN_2231 | _GEN_2146 | _GEN_1220 : _GEN_2146 | _GEN_1220));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_11_bits_succeeded <= ~_GEN_2375 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hB | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hB)) & _GEN_1196 & _GEN_1050 & _GEN_928 & stq_11_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_12_valid <= ~_GEN_2417 & (clear_store ? ~_GEN_2341 & _GEN_1162 : ~_GEN_2087 & _GEN_1162);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_12_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_taken <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1197)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_12_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_929) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_12_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1027 | ~_GEN_929)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_12_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_12_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1197 & _GEN_1051 & _GEN_929 & stq_12_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hC | (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1197 ? (_GEN_1051 ? (_GEN_929 ? stq_12_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_12_bits_addr_valid <= ~_GEN_2417 & (clear_store ? ~_GEN_2341 & _GEN_1306 : ~_GEN_2087 & _GEN_1306);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1305) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_12_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_12_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_12_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_12_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_12_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_12_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_12_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_12_bits_data_valid <= ~_GEN_2417 & (clear_store ? ~_GEN_2341 & _GEN_1354 : ~_GEN_2087 & _GEN_1354);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1353)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_12_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_12_bits_committed <= ~_GEN_2376 & (commit_store_2 & _GEN_2280 | (commit_store_1 ? _GEN_2232 | _GEN_2148 | _GEN_1221 : _GEN_2148 | _GEN_1221));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_12_bits_succeeded <= ~_GEN_2376 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hC | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hC)) & _GEN_1197 & _GEN_1051 & _GEN_929 & stq_12_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_13_valid <= ~_GEN_2419 & (clear_store ? ~_GEN_2343 & _GEN_1164 : ~_GEN_2088 & _GEN_1164);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_13_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_taken <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1198)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_13_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_930) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_13_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1028 | ~_GEN_930)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_13_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_13_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1198 & _GEN_1052 & _GEN_930 & stq_13_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hD | (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1198 ? (_GEN_1052 ? (_GEN_930 ? stq_13_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_13_bits_addr_valid <= ~_GEN_2419 & (clear_store ? ~_GEN_2343 & _GEN_1308 : ~_GEN_2088 & _GEN_1308);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1307) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_13_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_13_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_13_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_13_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_13_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_13_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_13_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_13_bits_data_valid <= ~_GEN_2419 & (clear_store ? ~_GEN_2343 & _GEN_1356 : ~_GEN_2088 & _GEN_1356);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1355)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_13_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_13_bits_committed <= ~_GEN_2377 & (commit_store_2 & _GEN_2281 | (commit_store_1 ? _GEN_2233 | _GEN_2150 | _GEN_1222 : _GEN_2150 | _GEN_1222));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_13_bits_succeeded <= ~_GEN_2377 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hD | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hD)) & _GEN_1198 & _GEN_1052 & _GEN_930 & stq_13_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_14_valid <= ~_GEN_2421 & (clear_store ? ~_GEN_2345 & _GEN_1166 : ~_GEN_2089 & _GEN_1166);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_14_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_taken <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1199)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_14_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_931) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_14_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1029 | ~_GEN_931)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_14_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_14_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1199 & _GEN_1053 & _GEN_931 & stq_14_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hE | (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1199 ? (_GEN_1053 ? (_GEN_931 ? stq_14_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_14_bits_addr_valid <= ~_GEN_2421 & (clear_store ? ~_GEN_2345 & _GEN_1310 : ~_GEN_2089 & _GEN_1310);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1309) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_14_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_14_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_14_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_14_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_14_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_14_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_14_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_14_bits_data_valid <= ~_GEN_2421 & (clear_store ? ~_GEN_2345 & _GEN_1358 : ~_GEN_2089 & _GEN_1358);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1357)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_14_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_14_bits_committed <= ~_GEN_2378 & (commit_store_2 & _GEN_2282 | (commit_store_1 ? _GEN_2234 | _GEN_2152 | _GEN_1223 : _GEN_2152 | _GEN_1223));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_14_bits_succeeded <= ~_GEN_2378 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hE | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hE)) & _GEN_1199 & _GEN_1053 & _GEN_931 & stq_14_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_15_valid <= ~_GEN_2423 & (clear_store ? ~_GEN_2347 & _GEN_1168 : ~_GEN_2090 & _GEN_1168);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_15_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_taken <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1200)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_15_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_932) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_15_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1030 | ~_GEN_932)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_15_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_15_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1200 & _GEN_1054 & _GEN_932 & stq_15_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hF | (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1200 ? (_GEN_1054 ? (_GEN_932 ? stq_15_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_15_bits_addr_valid <= ~_GEN_2423 & (clear_store ? ~_GEN_2347 & _GEN_1312 : ~_GEN_2090 & _GEN_1312);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1311) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_15_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_15_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_15_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_15_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_15_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_15_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_15_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_15_bits_data_valid <= ~_GEN_2423 & (clear_store ? ~_GEN_2347 & _GEN_1360 : ~_GEN_2090 & _GEN_1360);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1359)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_15_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_15_bits_committed <= ~_GEN_2379 & (commit_store_2 & _GEN_2283 | (commit_store_1 ? _GEN_2235 | _GEN_2154 | _GEN_1224 : _GEN_2154 | _GEN_1224));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_15_bits_succeeded <= ~_GEN_2379 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hF | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hF)) & _GEN_1200 & _GEN_1054 & _GEN_932 & stq_15_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_16_valid <= ~_GEN_2425 & (clear_store ? ~_GEN_2349 & _GEN_1170 : ~_GEN_2091 & _GEN_1170);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_16_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_taken <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1201)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_16_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_933) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_16_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1031 | ~_GEN_933)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_16_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_16_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1201 & _GEN_1055 & _GEN_933 & stq_16_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h10 | (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1201 ? (_GEN_1055 ? (_GEN_933 ? stq_16_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_16_bits_addr_valid <= ~_GEN_2425 & (clear_store ? ~_GEN_2349 & _GEN_1314 : ~_GEN_2091 & _GEN_1314);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1313) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_16_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_16_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_16_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_16_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_16_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_16_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_16_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_16_bits_data_valid <= ~_GEN_2425 & (clear_store ? ~_GEN_2349 & _GEN_1362 : ~_GEN_2091 & _GEN_1362);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1361)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_16_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_16_bits_committed <= ~_GEN_2380 & (commit_store_2 & _GEN_2284 | (commit_store_1 ? _GEN_2236 | _GEN_2156 | _GEN_1225 : _GEN_2156 | _GEN_1225));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_16_bits_succeeded <= ~_GEN_2380 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h10 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h10)) & _GEN_1201 & _GEN_1055 & _GEN_933 & stq_16_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_17_valid <= ~_GEN_2427 & (clear_store ? ~_GEN_2351 & _GEN_1172 : ~_GEN_2092 & _GEN_1172);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_17_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_taken <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1202)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_17_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_934) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_17_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1032 | ~_GEN_934)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_17_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_17_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1202 & _GEN_1056 & _GEN_934 & stq_17_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h11 | (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1202 ? (_GEN_1056 ? (_GEN_934 ? stq_17_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_17_bits_addr_valid <= ~_GEN_2427 & (clear_store ? ~_GEN_2351 & _GEN_1316 : ~_GEN_2092 & _GEN_1316);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1315) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_17_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_17_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_17_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_17_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_17_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_17_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_17_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_17_bits_data_valid <= ~_GEN_2427 & (clear_store ? ~_GEN_2351 & _GEN_1364 : ~_GEN_2092 & _GEN_1364);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1363)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_17_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_17_bits_committed <= ~_GEN_2381 & (commit_store_2 & _GEN_2285 | (commit_store_1 ? _GEN_2237 | _GEN_2158 | _GEN_1226 : _GEN_2158 | _GEN_1226));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_17_bits_succeeded <= ~_GEN_2381 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h11 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h11)) & _GEN_1202 & _GEN_1056 & _GEN_934 & stq_17_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_18_valid <= ~_GEN_2429 & (clear_store ? ~_GEN_2353 & _GEN_1174 : ~_GEN_2093 & _GEN_1174);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_18_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_taken <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1203)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_18_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_935) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_18_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1033 | ~_GEN_935)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_18_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_18_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1203 & _GEN_1057 & _GEN_935 & stq_18_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h12 | (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1203 ? (_GEN_1057 ? (_GEN_935 ? stq_18_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_18_bits_addr_valid <= ~_GEN_2429 & (clear_store ? ~_GEN_2353 & _GEN_1318 : ~_GEN_2093 & _GEN_1318);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1317) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_18_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_18_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_18_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_18_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_18_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_18_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_18_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_18_bits_data_valid <= ~_GEN_2429 & (clear_store ? ~_GEN_2353 & _GEN_1366 : ~_GEN_2093 & _GEN_1366);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1365)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_18_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_18_bits_committed <= ~_GEN_2382 & (commit_store_2 & _GEN_2286 | (commit_store_1 ? _GEN_2238 | _GEN_2160 | _GEN_1227 : _GEN_2160 | _GEN_1227));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_18_bits_succeeded <= ~_GEN_2382 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h12 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h12)) & _GEN_1203 & _GEN_1057 & _GEN_935 & stq_18_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_19_valid <= ~_GEN_2431 & (clear_store ? ~_GEN_2355 & _GEN_1176 : ~_GEN_2094 & _GEN_1176);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_19_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_taken <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1204)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_19_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_936) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_19_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1034 | ~_GEN_936)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_19_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_19_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1204 & _GEN_1058 & _GEN_936 & stq_19_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h13 | (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1204 ? (_GEN_1058 ? (_GEN_936 ? stq_19_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_19_bits_addr_valid <= ~_GEN_2431 & (clear_store ? ~_GEN_2355 & _GEN_1320 : ~_GEN_2094 & _GEN_1320);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1319) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_19_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_19_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_19_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_19_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_19_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_19_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_19_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_19_bits_data_valid <= ~_GEN_2431 & (clear_store ? ~_GEN_2355 & _GEN_1368 : ~_GEN_2094 & _GEN_1368);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1367)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_19_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_19_bits_committed <= ~_GEN_2383 & (commit_store_2 & _GEN_2287 | (commit_store_1 ? _GEN_2239 | _GEN_2162 | _GEN_1228 : _GEN_2162 | _GEN_1228));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_19_bits_succeeded <= ~_GEN_2383 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h13 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h13)) & _GEN_1204 & _GEN_1058 & _GEN_936 & stq_19_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_20_valid <= ~_GEN_2433 & (clear_store ? ~_GEN_2357 & _GEN_1178 : ~_GEN_2095 & _GEN_1178);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_20_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_taken <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1205)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_20_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_937) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_20_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1035 | ~_GEN_937)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_20_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_20_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1205 & _GEN_1059 & _GEN_937 & stq_20_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h14 | (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1205 ? (_GEN_1059 ? (_GEN_937 ? stq_20_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_20_bits_addr_valid <= ~_GEN_2433 & (clear_store ? ~_GEN_2357 & _GEN_1322 : ~_GEN_2095 & _GEN_1322);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1321) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_20_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_20_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_20_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_20_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_20_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_20_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_20_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_20_bits_data_valid <= ~_GEN_2433 & (clear_store ? ~_GEN_2357 & _GEN_1370 : ~_GEN_2095 & _GEN_1370);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1369)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_20_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_20_bits_committed <= ~_GEN_2384 & (commit_store_2 & _GEN_2288 | (commit_store_1 ? _GEN_2240 | _GEN_2164 | _GEN_1229 : _GEN_2164 | _GEN_1229));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_20_bits_succeeded <= ~_GEN_2384 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h14 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h14)) & _GEN_1205 & _GEN_1059 & _GEN_937 & stq_20_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_21_valid <= ~_GEN_2435 & (clear_store ? ~_GEN_2359 & _GEN_1180 : ~_GEN_2096 & _GEN_1180);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_21_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_taken <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1206)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_21_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_938) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_21_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1036 | ~_GEN_938)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_21_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_21_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1206 & _GEN_1060 & _GEN_938 & stq_21_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h15 | (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1206 ? (_GEN_1060 ? (_GEN_938 ? stq_21_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_21_bits_addr_valid <= ~_GEN_2435 & (clear_store ? ~_GEN_2359 & _GEN_1324 : ~_GEN_2096 & _GEN_1324);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1323) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_21_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_21_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_21_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_21_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_21_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_21_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_21_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_21_bits_data_valid <= ~_GEN_2435 & (clear_store ? ~_GEN_2359 & _GEN_1372 : ~_GEN_2096 & _GEN_1372);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1371)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_21_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_21_bits_committed <= ~_GEN_2385 & (commit_store_2 & _GEN_2289 | (commit_store_1 ? _GEN_2241 | _GEN_2166 | _GEN_1230 : _GEN_2166 | _GEN_1230));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_21_bits_succeeded <= ~_GEN_2385 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h15 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h15)) & _GEN_1206 & _GEN_1060 & _GEN_938 & stq_21_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_22_valid <= ~_GEN_2437 & (clear_store ? ~_GEN_2361 & _GEN_1182 : ~_GEN_2097 & _GEN_1182);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_22_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_taken <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1207)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_22_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_939) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_22_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1037 | ~_GEN_939)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_22_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_22_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1207 & _GEN_1061 & _GEN_939 & stq_22_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h16 | (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :304:44, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1207 ? (_GEN_1061 ? (_GEN_939 ? stq_22_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_22_bits_addr_valid <= ~_GEN_2437 & (clear_store ? ~_GEN_2361 & _GEN_1326 : ~_GEN_2097 & _GEN_1326);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1325) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_22_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_22_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_22_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_22_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_22_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_22_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_22_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_22_bits_data_valid <= ~_GEN_2437 & (clear_store ? ~_GEN_2361 & _GEN_1374 : ~_GEN_2097 & _GEN_1374);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1373)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_22_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_22_bits_committed <= ~_GEN_2386 & (commit_store_2 & _GEN_2290 | (commit_store_1 ? _GEN_2242 | _GEN_2168 | _GEN_1231 : _GEN_2168 | _GEN_1231));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_22_bits_succeeded <= ~_GEN_2386 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h16 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h16)) & _GEN_1207 & _GEN_1061 & _GEN_939 & stq_22_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :304:44, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35]
    stq_23_valid <= ~_GEN_2439 & (clear_store ? ~_GEN_2363 & _GEN_1184 : ~_GEN_2098 & _GEN_1184);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :320:5, :1407:5, :1411:7, :1412:32, :1498:3, :1503:17, :1508:3, :1509:35, :1600:3, :1605:5, :1613:32, :1626:9, :1627:34]
    stq_23_bits_uop_is_rvc <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_ctrl_fcn_dw <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_ctrl_is_load <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_ctrl_is_sta <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_ctrl_is_std <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_iw_p1_poisoned <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_iw_p2_poisoned <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_br <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_jalr <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_jal <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_sfb <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_edge_inst <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_taken <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    if (_GEN_2391 | ~_GEN_1208)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
      stq_23_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
      if (_GEN_940) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5]
        stq_23_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    end
    else if (_GEN_1038 | ~_GEN_940)	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :321:39, :322:39]
      stq_23_bits_uop_ppred <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :209:16, :247:20]
    stq_23_bits_uop_prs1_busy <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_prs2_busy <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_prs3_busy <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_ppred_busy <= ~_GEN_2391 & _GEN_1208 & _GEN_1062 & _GEN_940 & stq_23_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_exception <= ~_GEN_2391 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h17 | (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :668:32, :672:32, :718:5, :724:7, :729:58, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32, generators/boom/src/main/scala/util/util.scala:205:25]
    stq_23_bits_uop_bypassable <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_mem_signed <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_fence <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_fencei <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_amo <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_uses_ldq <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_uses_stq <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_sys_pc2epc <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_is_unique <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_flush_on_commit <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_ldst_is_rs1 <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_ldst_val <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_frs3_en <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_fp_val <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_fp_single <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_xcpt_pf_if <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_xcpt_ae_if <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_xcpt_ma_if <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_bp_debug_if <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_uop_bp_xcpt_if <= ~_GEN_2391 & (_GEN_1208 ? (_GEN_1062 ? (_GEN_940 ? stq_23_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1508:3, :1600:3, :1605:5, :1606:16, :1616:32]
    stq_23_bits_addr_valid <= ~_GEN_2439 & (clear_store ? ~_GEN_2363 & _GEN_1328 : ~_GEN_2098 & _GEN_1328);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :850:5, :854:36, :1407:5, :1411:7, :1412:32, :1413:32, :1498:3, :1503:17, :1508:3, :1509:35, :1510:35, :1600:3, :1605:5, :1613:32, :1614:32, :1626:9, :1627:34, :1628:34]
    if (_GEN_1327) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :850:5, :854:36]
      if (exe_tlb_miss_0) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        if (_exe_tlb_vaddr_T_1)	// @[generators/boom/src/main/scala/lsu/lsu.scala:607:53]
          stq_23_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_23_bits_addr_bits <= _GEN_303;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :609:24]
        else if (will_fire_load_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_23_bits_addr_bits <= _GEN_192;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :464:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_23_bits_addr_bits <= _GEN_200;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :477:79]
        else	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
          stq_23_bits_addr_bits <= _exe_tlb_vaddr_T_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :612:24]
      end
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58]
        stq_23_bits_addr_bits <= _GEN_304;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :769:30]
      stq_23_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :709:58]
    end
    stq_23_bits_data_valid <= ~_GEN_2439 & (clear_store ? ~_GEN_2363 & _GEN_1376 : ~_GEN_2098 & _GEN_1376);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :257:33, :303:5, :870:5, :874:33, :1407:5, :1411:7, :1412:32, :1414:32, :1498:3, :1503:17, :1508:3, :1509:35, :1511:35, :1600:3, :1605:5, :1613:32, :1615:32, :1626:9, :1627:34, :1629:34]
    if (_GEN_1375)	// @[generators/boom/src/main/scala/lsu/lsu.scala:303:5, :870:5, :874:33]
      stq_23_bits_data_bits <= _stq_bits_data_bits_T_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :875:39]
    stq_23_bits_committed <= ~_GEN_2387 & (commit_store_2 & _GEN_2291 | (commit_store_1 ? _GEN_2243 | _GEN_2170 | _GEN_1232 : _GEN_2170 | _GEN_1232));	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :303:5, :320:5, :1309:5, :1454:49, :1458:5, :1459:31, :1508:3, :1512:35, :1513:35]
    stq_23_bits_succeeded <= ~_GEN_2387 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h17 | (_GEN_306 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h17)) & _GEN_1208 & _GEN_1062 & _GEN_940 & stq_23_bits_succeeded);	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :218:29, :303:5, :320:5, :535:61, :767:39, :774:43, :781:45, :794:44, :1309:5, :1311:7, :1331:7, :1333:62, :1508:3, :1512:35, generators/boom/src/main/scala/util/util.scala:205:25]
    if (_GEN_2390) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1599:22]
      ldq_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20]
      ldq_tail <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :214:29, :247:20]
      stq_tail <= reset ? 5'h0 : stq_commit_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :216:29, :217:29, :247:20, :1605:5, :1607:16, :1621:16]
    end
    else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1599:22]
      if (commit_load_2) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1455:49]
        if (_GEN_844 == 5'h17)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1489:31, generators/boom/src/main/scala/util/util.scala:205:25]
          ldq_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          ldq_head <= _GEN_844 + 5'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :304:44, :1489:31, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      else if (commit_load_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1455:49]
        if (wrap_15)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          ldq_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          ldq_head <= _GEN_843;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      else if (commit_load) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1455:49]
        if (wrap_13)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          ldq_head <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20]
        else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
          ldq_head <= _GEN_838;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, generators/boom/src/main/scala/util/util.scala:206:28]
      end
      if (io_core_brupdate_b2_mispredict & ~io_core_exception) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:670:22, :1438:40]
        ldq_tail <= io_core_brupdate_b2_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29]
        stq_tail <= io_core_brupdate_b2_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29]
      end
      else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:1438:40]
        if (dis_ld_val_2) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
          if (wrap_8)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            ldq_tail <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :214:29, :247:20]
          else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            ldq_tail <= _GEN_107;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, generators/boom/src/main/scala/util/util.scala:206:28]
        end
        else if (dis_ld_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
          if (wrap_4)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            ldq_tail <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :214:29, :247:20]
          else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            ldq_tail <= _GEN_101;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, generators/boom/src/main/scala/util/util.scala:206:28]
        end
        else if (dis_ld_val) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:300:85]
          if (wrap)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            ldq_tail <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :214:29, :247:20]
          else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            ldq_tail <= _GEN_94;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, generators/boom/src/main/scala/util/util.scala:206:28]
        end
        if (dis_st_val_2) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85]
          if (wrap_9)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            stq_tail <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :216:29, :247:20]
          else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            stq_tail <= _GEN_108;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, generators/boom/src/main/scala/util/util.scala:206:28]
        end
        else if (dis_st_val_1) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85]
          if (wrap_5)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            stq_tail <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :216:29, :247:20]
          else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            stq_tail <= _GEN_103;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, generators/boom/src/main/scala/util/util.scala:206:28]
        end
        else if (dis_st_val) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:301:85]
          if (wrap_1)	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            stq_tail <= 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :216:29, :247:20]
          else	// @[generators/boom/src/main/scala/util/util.scala:205:25]
            stq_tail <= _GEN_96;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29, generators/boom/src/main/scala/util/util.scala:206:28]
        end
      end
    end
    if (_io_hellacache_req_ready_output & _GEN_2388)	// @[generators/boom/src/main/scala/lsu/lsu.scala:241:34, :1530:{21,34}, :1532:35, :1533:19, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      hella_req_addr <= io_hellacache_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:241:34]
    if (_GEN_2389) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34, :1530:34, :1536:38]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34, :1530:34, :1536:38]
      hella_data_data <= 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :242:34, :247:20, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
    if (will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire | _GEN_307 | ~will_fire_hella_incoming_0_will_fire) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :535:61, :767:39, :774:43, :781:45, :795:44, :803:47]
    end
    else	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :767:39, :774:43, :781:45, :795:44, :803:47]
      hella_paddr <= exe_tlb_paddr_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :710:40]
    if (_GEN_2389) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34, :244:34, :1530:34, :1536:38]
    end
    else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :1530:34, :1536:38]
      hella_xcpt_ma_ld <= _dtlb_io_resp_0_ma_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :247:20]
      hella_xcpt_ma_st <= _dtlb_io_resp_0_ma_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :247:20]
      hella_xcpt_pf_ld <= _dtlb_io_resp_0_pf_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :247:20]
      hella_xcpt_pf_st <= _dtlb_io_resp_0_pf_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :247:20]
    end
    hella_xcpt_gf_ld <= _GEN_2389 & hella_xcpt_gf_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34, :244:34, :1530:34, :1536:38]
    hella_xcpt_gf_st <= _GEN_2389 & hella_xcpt_gf_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34, :244:34, :1530:34, :1536:38]
    if (_GEN_2389) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34, :244:34, :1530:34, :1536:38]
    end
    else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :1530:34, :1536:38]
      hella_xcpt_ae_ld <= _dtlb_io_resp_0_ae_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :247:20]
      hella_xcpt_ae_st <= _dtlb_io_resp_0_ae_st;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :247:20]
    end
    if (will_fire_load_wakeup_0_will_fire) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
      p1_block_load_mask_0 <= _GEN_207;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_1 <= _GEN_208;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_2 <= _GEN_209;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_3 <= _GEN_210;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_4 <= _GEN_211;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_5 <= _GEN_212;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_6 <= _GEN_213;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_7 <= _GEN_214;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_8 <= _GEN_215;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_9 <= _GEN_216;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_10 <= _GEN_217;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_11 <= _GEN_218;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_12 <= _GEN_219;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_13 <= _GEN_220;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_14 <= _GEN_221;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_15 <= _GEN_222;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_16 <= _GEN_223;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_17 <= _GEN_224;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_18 <= _GEN_225;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_19 <= _GEN_226;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_20 <= _GEN_227;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_21 <= _GEN_228;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_22 <= _GEN_229;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
      p1_block_load_mask_23 <= _GEN_230;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :569:49]
    end
    else if (will_fire_load_incoming_0_will_fire) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
      p1_block_load_mask_0 <= _GEN_231;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_1 <= _GEN_232;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_2 <= _GEN_233;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_3 <= _GEN_234;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_4 <= _GEN_235;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_5 <= _GEN_236;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_6 <= _GEN_237;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_7 <= _GEN_238;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_8 <= _GEN_239;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_9 <= _GEN_240;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_10 <= _GEN_241;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_11 <= _GEN_242;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_12 <= _GEN_243;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_13 <= _GEN_244;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_14 <= _GEN_245;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_15 <= _GEN_246;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_16 <= _GEN_247;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_17 <= _GEN_248;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_18 <= _GEN_249;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_19 <= _GEN_250;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_20 <= _GEN_251;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_21 <= _GEN_252;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_22 <= _GEN_253;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
      p1_block_load_mask_23 <= _GEN_254;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :571:52]
    end
    else begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
      p1_block_load_mask_0 <= _GEN_256;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_1 <= _GEN_258;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_2 <= _GEN_260;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_3 <= _GEN_262;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_4 <= _GEN_264;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_5 <= _GEN_266;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_6 <= _GEN_268;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_7 <= _GEN_270;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_8 <= _GEN_272;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_9 <= _GEN_274;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_10 <= _GEN_276;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_11 <= _GEN_278;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_12 <= _GEN_280;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_13 <= _GEN_282;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_14 <= _GEN_284;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_15 <= _GEN_286;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_16 <= _GEN_288;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_17 <= _GEN_290;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_18 <= _GEN_292;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_19 <= _GEN_294;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_20 <= _GEN_296;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_21 <= _GEN_298;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_22 <= _GEN_300;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
      p1_block_load_mask_23 <= _GEN_302;	// @[generators/boom/src/main/scala/lsu/lsu.scala:396:36, :397:35, :572:43, :573:49]
    end
    p2_block_load_mask_0 <= p1_block_load_mask_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_1 <= p1_block_load_mask_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_2 <= p1_block_load_mask_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_3 <= p1_block_load_mask_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_4 <= p1_block_load_mask_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_5 <= p1_block_load_mask_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_6 <= p1_block_load_mask_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_7 <= p1_block_load_mask_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_8 <= p1_block_load_mask_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_9 <= p1_block_load_mask_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_10 <= p1_block_load_mask_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_11 <= p1_block_load_mask_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_12 <= p1_block_load_mask_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_13 <= p1_block_load_mask_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_14 <= p1_block_load_mask_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_15 <= p1_block_load_mask_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_16 <= p1_block_load_mask_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_17 <= p1_block_load_mask_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_18 <= p1_block_load_mask_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_19 <= p1_block_load_mask_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_20 <= p1_block_load_mask_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_21 <= p1_block_load_mask_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_22 <= p1_block_load_mask_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    p2_block_load_mask_23 <= p1_block_load_mask_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:397:35, :398:35]
    ldq_retry_idx <= _ldq_retry_idx_T_2 & _temp_bits_T ? 5'h0 : _ldq_retry_idx_T_5 & _temp_bits_T_2 ? 5'h1 : _ldq_retry_idx_T_8 & _temp_bits_T_4 ? 5'h2 : _ldq_retry_idx_T_11 & _temp_bits_T_6 ? 5'h3 : _ldq_retry_idx_T_14 & _temp_bits_T_8 ? 5'h4 : _ldq_retry_idx_T_17 & _temp_bits_T_10 ? 5'h5 : _ldq_retry_idx_T_20 & _temp_bits_T_12 ? 5'h6 : _ldq_retry_idx_T_23 & _temp_bits_T_14 ? 5'h7 : _ldq_retry_idx_T_26 & _temp_bits_T_16 ? 5'h8 : _ldq_retry_idx_T_29 & _temp_bits_T_18 ? 5'h9 : _ldq_retry_idx_T_32 & _temp_bits_T_20 ? 5'hA : _ldq_retry_idx_T_35 & _temp_bits_T_22 ? 5'hB : _ldq_retry_idx_T_38 & _temp_bits_T_24 ? 5'hC : _ldq_retry_idx_T_41 & _temp_bits_T_26 ? 5'hD : _ldq_retry_idx_T_44 & _temp_bits_T_28 ? 5'hE : _ldq_retry_idx_T_47 & ~(ldq_head[4]) ? 5'hF : _ldq_retry_idx_T_50 & _temp_bits_T_32 ? 5'h10 : _ldq_retry_idx_T_53 & _temp_bits_T_34 ? 5'h11 : _ldq_retry_idx_T_56 & _temp_bits_T_36 ? 5'h12 : _ldq_retry_idx_T_59 & _temp_bits_T_38 ? 5'h13 : _ldq_retry_idx_idx_T_34[4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20, :304:44, :414:30, :417:39, generators/boom/src/main/scala/util/util.scala:351:{65,72}, src/main/scala/chisel3/util/Mux.scala:50:70]
    stq_retry_idx <= _stq_retry_idx_T & stq_commit_head == 5'h0 ? 5'h0 : _stq_retry_idx_T_1 & stq_commit_head < 5'h2 ? 5'h1 : _stq_retry_idx_T_2 & stq_commit_head < 5'h3 ? 5'h2 : _stq_retry_idx_T_3 & stq_commit_head < 5'h4 ? 5'h3 : _stq_retry_idx_T_4 & stq_commit_head < 5'h5 ? 5'h4 : _stq_retry_idx_T_5 & stq_commit_head < 5'h6 ? 5'h5 : _stq_retry_idx_T_6 & stq_commit_head < 5'h7 ? 5'h6 : _stq_retry_idx_T_7 & stq_commit_head < 5'h8 ? 5'h7 : _stq_retry_idx_T_8 & stq_commit_head < 5'h9 ? 5'h8 : _stq_retry_idx_T_9 & stq_commit_head < 5'hA ? 5'h9 : _stq_retry_idx_T_10 & stq_commit_head < 5'hB ? 5'hA : _stq_retry_idx_T_11 & stq_commit_head < 5'hC ? 5'hB : _stq_retry_idx_T_12 & stq_commit_head < 5'hD ? 5'hC : _stq_retry_idx_T_13 & stq_commit_head < 5'hE ? 5'hD : _stq_retry_idx_T_14 & stq_commit_head < 5'hF ? 5'hE : _stq_retry_idx_T_15 & ~(stq_commit_head[4]) ? 5'hF : _stq_retry_idx_T_16 & stq_commit_head < 5'h11 ? 5'h10 : _stq_retry_idx_T_17 & stq_commit_head < 5'h12 ? 5'h11 : _stq_retry_idx_T_18 & stq_commit_head < 5'h13 ? 5'h12 : _stq_retry_idx_T_19 & stq_commit_head < 5'h14 ? 5'h13 : _stq_retry_idx_idx_T_34[4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :217:29, :247:20, :304:44, :421:30, :423:18, generators/boom/src/main/scala/util/util.scala:351:{65,72}, src/main/scala/chisel3/util/Mux.scala:50:70]
    ldq_wakeup_idx <= _ldq_wakeup_idx_T_7 & _temp_bits_T ? 5'h0 : _ldq_wakeup_idx_T_15 & _temp_bits_T_2 ? 5'h1 : _ldq_wakeup_idx_T_23 & _temp_bits_T_4 ? 5'h2 : _ldq_wakeup_idx_T_31 & _temp_bits_T_6 ? 5'h3 : _ldq_wakeup_idx_T_39 & _temp_bits_T_8 ? 5'h4 : _ldq_wakeup_idx_T_47 & _temp_bits_T_10 ? 5'h5 : _ldq_wakeup_idx_T_55 & _temp_bits_T_12 ? 5'h6 : _ldq_wakeup_idx_T_63 & _temp_bits_T_14 ? 5'h7 : _ldq_wakeup_idx_T_71 & _temp_bits_T_16 ? 5'h8 : _ldq_wakeup_idx_T_79 & _temp_bits_T_18 ? 5'h9 : _ldq_wakeup_idx_T_87 & _temp_bits_T_20 ? 5'hA : _ldq_wakeup_idx_T_95 & _temp_bits_T_22 ? 5'hB : _ldq_wakeup_idx_T_103 & _temp_bits_T_24 ? 5'hC : _ldq_wakeup_idx_T_111 & _temp_bits_T_26 ? 5'hD : _ldq_wakeup_idx_T_119 & _temp_bits_T_28 ? 5'hE : _ldq_wakeup_idx_T_127 & ~(ldq_head[4]) ? 5'hF : _ldq_wakeup_idx_T_135 & _temp_bits_T_32 ? 5'h10 : _ldq_wakeup_idx_T_143 & _temp_bits_T_34 ? 5'h11 : _ldq_wakeup_idx_T_151 & _temp_bits_T_36 ? 5'h12 : _ldq_wakeup_idx_T_159 & _temp_bits_T_38 ? 5'h13 : _ldq_wakeup_idx_idx_T_34[4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20, :304:44, :429:31, :432:71, generators/boom/src/main/scala/util/util.scala:351:{65,72}, src/main/scala/chisel3/util/Mux.scala:50:70]
    can_fire_load_retry_REG <= _dtlb_io_miss_rdy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :469:40]
    can_fire_sta_retry_REG <= _dtlb_io_miss_rdy;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :481:41]
    mem_xcpt_valids_0 <= (pf_ld_0 | pf_st_0 | ae_ld_0 | ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_st & _mem_xcpt_uops_WIRE_0_uses_stq | ma_ld_0 | ma_st_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & exe_tlb_uop_0_br_mask) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:247:20, :537:31, :575:25, :596:24, :660:56, :661:87, :662:75, :663:75, :664:75, :665:75, :668:32, :669:80, :670:{22,41}, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
    mem_xcpt_uops_0_br_mask <= exe_tlb_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:596:24, :672:32, generators/boom/src/main/scala/util/util.scala:85:{25,27}]
    mem_xcpt_uops_0_rob_idx <= _mem_xcpt_uops_WIRE_0_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:596:24, :672:32]
    mem_xcpt_uops_0_ldq_idx <= _mem_xcpt_uops_WIRE_0_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:596:24, :672:32]
    mem_xcpt_uops_0_stq_idx <= _mem_xcpt_uops_WIRE_0_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:596:24, :672:32]
    mem_xcpt_uops_0_uses_ldq <= _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:596:24, :672:32]
    mem_xcpt_uops_0_uses_stq <= _mem_xcpt_uops_WIRE_0_uses_stq;	// @[generators/boom/src/main/scala/lsu/lsu.scala:596:24, :672:32]
    mem_xcpt_causes_0 <= ma_ld_0 ? 4'h4 : ma_st_0 ? 4'h6 : pf_ld_0 ? 4'hD : pf_st_0 ? 4'hF : {2'h1, ~ae_ld_0, 1'h1};	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :660:56, :661:87, :662:75, :663:75, :664:75, :673:32, :674:8, :675:8, :676:8, :677:8, :678:8, :1315:58, generators/boom/src/main/scala/util/util.scala:351:72]
    mem_xcpt_vaddrs_0 <= exe_tlb_vaddr_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:606:24, :680:32]
    REG <= _GEN_206 | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :566:93, :719:21, :720:33]
    fired_load_incoming_REG <= will_fire_load_incoming_0_will_fire & _fired_std_incoming_T;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :895:{51,79}, generators/boom/src/main/scala/util/util.scala:118:59]
    fired_stad_incoming_REG <= will_fire_stad_incoming_0_will_fire & _fired_std_incoming_T;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :896:{51,79}, generators/boom/src/main/scala/util/util.scala:118:59]
    fired_sta_incoming_REG <= will_fire_sta_incoming_0_will_fire & _fired_std_incoming_T;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :897:{51,79}, generators/boom/src/main/scala/util/util.scala:118:59]
    fired_std_incoming_REG <= will_fire_std_incoming_0_will_fire & _fired_std_incoming_T;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :898:{51,79}, generators/boom/src/main/scala/util/util.scala:118:59]
    fired_stdf_incoming <= fp_stdata_fire & (io_core_brupdate_b1_mispredict_mask & io_core_fp_stdata_bits_uop_br_mask) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:899:{37,62}, generators/boom/src/main/scala/util/util.scala:118:{51,59}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    fired_sfence_0 <= will_fire_sfence_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :900:37]
    fired_release_0 <= will_fire_release_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :901:37]
    fired_load_retry_REG <= will_fire_load_retry_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_139) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:464:79, :535:61, :902:{51,79}, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
    fired_sta_retry_REG <= will_fire_sta_retry_0_will_fire & _mem_stq_retry_e_out_valid_T == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:535:61, :903:{51,79}, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
    fired_load_wakeup_REG <= will_fire_load_wakeup_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_201) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:501:88, :535:61, :905:{51,79}, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
    mem_incoming_uop_0_br_mask <= io_core_exe_0_req_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37, generators/boom/src/main/scala/util/util.scala:85:{25,27}]
    mem_incoming_uop_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
    mem_incoming_uop_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
    mem_incoming_uop_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
    mem_incoming_uop_0_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
    mem_incoming_uop_0_fp_val <= io_core_exe_0_req_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
    mem_ldq_incoming_e_0_bits_uop_br_mask <= _GEN_109[io_core_exe_0_req_bits_uop_ldq_idx] & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :910:37, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    mem_ldq_incoming_e_0_bits_uop_stq_idx <= _GEN_110[io_core_exe_0_req_bits_uop_ldq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :910:37]
    mem_ldq_incoming_e_0_bits_uop_mem_size <= _GEN_111[io_core_exe_0_req_bits_uop_ldq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :910:37]
    mem_ldq_incoming_e_0_bits_st_dep_mask <= _GEN_114[io_core_exe_0_req_bits_uop_ldq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :910:37]
    mem_stq_incoming_e_0_valid <= _GEN_3[io_core_exe_0_req_bits_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & _GEN_29[io_core_exe_0_req_bits_uop_stq_idx]) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37, generators/boom/src/main/scala/util/util.scala:108:31, :118:{51,59}]
    mem_stq_incoming_e_0_bits_uop_br_mask <= _GEN_29[io_core_exe_0_req_bits_uop_stq_idx] & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    mem_stq_incoming_e_0_bits_uop_rob_idx <= _GEN_37[io_core_exe_0_req_bits_uop_stq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37]
    mem_stq_incoming_e_0_bits_uop_stq_idx <= _GEN_39[io_core_exe_0_req_bits_uop_stq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37]
    mem_stq_incoming_e_0_bits_uop_mem_size <= _GEN_56[io_core_exe_0_req_bits_uop_stq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37]
    mem_stq_incoming_e_0_bits_uop_is_amo <= _GEN_61[io_core_exe_0_req_bits_uop_stq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37]
    mem_stq_incoming_e_0_bits_addr_valid <= _GEN_87[io_core_exe_0_req_bits_uop_stq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37]
    mem_stq_incoming_e_0_bits_addr_is_virtual <= _GEN_89[io_core_exe_0_req_bits_uop_stq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37]
    mem_stq_incoming_e_0_bits_data_valid <= _GEN_90[io_core_exe_0_req_bits_uop_stq_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :263:49, :911:37]
    mem_ldq_wakeup_e_bits_uop_br_mask <= _GEN_201 & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:501:88, :912:37, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    mem_ldq_wakeup_e_bits_uop_stq_idx <= mem_ldq_wakeup_e_out_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:501:88, :912:37]
    mem_ldq_wakeup_e_bits_uop_mem_size <= mem_ldq_wakeup_e_out_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:501:88, :912:37]
    mem_ldq_wakeup_e_bits_st_dep_mask <= mem_ldq_wakeup_e_out_bits_st_dep_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:501:88, :912:37]
    mem_ldq_retry_e_bits_uop_br_mask <= _GEN_139 & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :913:37, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    mem_ldq_retry_e_bits_uop_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :913:37]
    mem_ldq_retry_e_bits_uop_mem_size <= mem_ldq_retry_e_out_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :913:37]
    mem_ldq_retry_e_bits_st_dep_mask <= _GEN_114[ldq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :414:30, :464:79, :913:37]
    mem_stq_retry_e_valid <= _GEN_197 & _mem_stq_retry_e_out_valid_T == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:477:79, :914:37, generators/boom/src/main/scala/util/util.scala:108:31, :118:{51,59}]
    mem_stq_retry_e_bits_uop_br_mask <= _GEN_198 & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:477:79, :914:37, generators/boom/src/main/scala/util/util.scala:85:27, :89:21]
    mem_stq_retry_e_bits_uop_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:477:79, :914:37]
    mem_stq_retry_e_bits_uop_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:477:79, :914:37]
    mem_stq_retry_e_bits_uop_mem_size <= mem_stq_retry_e_out_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/lsu.scala:477:79, :914:37]
    mem_stq_retry_e_bits_uop_is_amo <= mem_stq_retry_e_out_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/lsu.scala:477:79, :914:37]
    mem_stq_retry_e_bits_data_valid <= _GEN_90[stq_retry_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :421:30, :477:79, :914:37]
    mem_stdf_uop_br_mask <= io_core_fp_stdata_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37, generators/boom/src/main/scala/util/util.scala:85:{25,27}]
    mem_stdf_uop_rob_idx <= io_core_fp_stdata_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37]
    mem_stdf_uop_stq_idx <= io_core_fp_stdata_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37]
    mem_tlb_miss_0 <= exe_tlb_miss_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:709:58, :926:41]
    mem_tlb_uncacheable_0 <= ~_dtlb_io_resp_0_cacheable;	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20, :712:43, :927:41]
    mem_paddr_0 <= _mem_paddr_WIRE_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:767:39, :769:30, :774:43, :928:41]
    clr_bsy_rob_idx_0 <= fired_stad_incoming_REG | fired_sta_incoming_REG | fired_std_incoming_REG ? mem_stq_incoming_e_0_bits_uop_rob_idx : fired_sfence_0 ? mem_incoming_uop_0_rob_idx : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_rob_idx : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:896:51, :897:51, :898:51, :900:37, :903:51, :909:37, :911:37, :914:37, :932:28, :937:25, :941:35, :946:27, :948:41, :954:27, :956:41, :962:27, :964:35, :966:27, :968:38, :974:27]
    clr_bsy_brmask_0 <= fired_stad_incoming_REG ? mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask : fired_sta_incoming_REG ? mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask : fired_std_incoming_REG ? mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask : fired_sfence_0 ? mem_incoming_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask : 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:896:51, :897:51, :898:51, :900:37, :903:51, :909:37, :911:37, :914:37, :933:28, :938:25, :941:35, :947:27, :948:41, :955:27, :956:41, :963:27, :964:35, :967:27, :968:38, :975:27, generators/boom/src/main/scala/util/util.scala:85:{25,27}]
    io_core_clr_bsy_0_valid_REG <= io_core_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:980:62]
    io_core_clr_bsy_0_valid_REG_1 <= io_core_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:980:101]
    io_core_clr_bsy_0_valid_REG_2 <= io_core_clr_bsy_0_valid_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:980:{93,101}]
    stdf_clr_bsy_rob_idx <= fired_stdf_incoming ? mem_stdf_uop_rob_idx : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:899:37, :923:37, :985:33, :988:24, :990:30, :997:26]
    stdf_clr_bsy_brmask <= fired_stdf_incoming ? mem_stdf_uop_br_mask & ~io_core_brupdate_b1_resolve_mask : 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:899:37, :923:37, :986:33, :989:24, :990:30, :998:26, generators/boom/src/main/scala/util/util.scala:85:{25,27}]
    io_core_clr_bsy_1_valid_REG <= io_core_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1005:67]
    io_core_clr_bsy_1_valid_REG_1 <= io_core_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1005:106]
    io_core_clr_bsy_1_valid_REG_2 <= io_core_clr_bsy_1_valid_REG_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1005:{98,106}]
    lcam_addr_REG <= exe_tlb_paddr_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:710:40, :1027:45]
    lcam_addr_REG_1 <= io_dmem_release_bits_address;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67]
    lcam_ldq_idx_REG <= ldq_wakeup_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:429:31, :1038:58]
    lcam_ldq_idx_REG_1 <= ldq_retry_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:414:30, :1039:58]
    lcam_stq_idx_REG <= stq_retry_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:421:30, :1043:58]
    s1_executing_loads_0 <= will_fire_load_incoming_0_will_fire ? _GEN_231 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_255 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_207 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_1 <= will_fire_load_incoming_0_will_fire ? _GEN_232 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_257 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_208 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_2 <= will_fire_load_incoming_0_will_fire ? _GEN_233 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_259 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_209 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_3 <= will_fire_load_incoming_0_will_fire ? _GEN_234 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_261 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_210 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_4 <= will_fire_load_incoming_0_will_fire ? _GEN_235 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_263 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_211 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_5 <= will_fire_load_incoming_0_will_fire ? _GEN_236 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_265 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_212 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_6 <= will_fire_load_incoming_0_will_fire ? _GEN_237 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_267 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_213 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_7 <= will_fire_load_incoming_0_will_fire ? _GEN_238 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_269 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_214 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_8 <= will_fire_load_incoming_0_will_fire ? _GEN_239 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_271 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_215 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_9 <= will_fire_load_incoming_0_will_fire ? _GEN_240 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_273 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_216 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_10 <= will_fire_load_incoming_0_will_fire ? _GEN_241 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_275 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_217 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_11 <= will_fire_load_incoming_0_will_fire ? _GEN_242 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_277 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_218 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_12 <= will_fire_load_incoming_0_will_fire ? _GEN_243 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_279 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_219 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_13 <= will_fire_load_incoming_0_will_fire ? _GEN_244 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_281 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_220 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_14 <= will_fire_load_incoming_0_will_fire ? _GEN_245 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_283 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_221 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_15 <= will_fire_load_incoming_0_will_fire ? _GEN_246 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_285 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_222 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_16 <= will_fire_load_incoming_0_will_fire ? _GEN_247 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_287 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_223 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_17 <= will_fire_load_incoming_0_will_fire ? _GEN_248 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_289 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_224 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_18 <= will_fire_load_incoming_0_will_fire ? _GEN_249 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_291 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_225 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_19 <= will_fire_load_incoming_0_will_fire ? _GEN_250 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_293 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_226 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_20 <= will_fire_load_incoming_0_will_fire ? _GEN_251 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_295 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_227 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_21 <= will_fire_load_incoming_0_will_fire ? _GEN_252 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_297 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_228 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_22 <= will_fire_load_incoming_0_will_fire ? _GEN_253 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_299 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_229 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    s1_executing_loads_23 <= will_fire_load_incoming_0_will_fire ? _GEN_254 & dmem_req_fire_0 : will_fire_load_retry_0_will_fire ? _GEN_301 & dmem_req_fire_0 : ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_230 & dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :569:49, :571:52, :573:49, :753:55, :755:36, :767:39, :772:47, :774:43, :779:41, :781:45, :795:44, :1057:35]
    wb_forward_valid_0 <= mem_forward_valid_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1065:36, :1190:53]
    wb_forward_ldq_idx_0 <= lcam_ldq_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1037:26, :1066:36]
    wb_forward_ld_addr_0 <= lcam_addr_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1026:37, :1067:36]
    wb_forward_stq_idx_0 <= _forwarding_age_logic_0_io_forwarding_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1179:57]
    older_nacked_REG <= nacking_loads_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_1 <= nacking_loads_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_1 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_2 <= nacking_loads_2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_2 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_3 <= nacking_loads_3;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_3 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_4 <= nacking_loads_4;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_4 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_5 <= nacking_loads_5;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_5 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_6 <= nacking_loads_6;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_6 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_7 <= nacking_loads_7;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_7 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_8 <= nacking_loads_8;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_8 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_9 <= nacking_loads_9;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_9 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_10 <= nacking_loads_10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_10 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_11 <= nacking_loads_11;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_11 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_12 <= nacking_loads_12;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_12 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_13 <= nacking_loads_13;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_13 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_14 <= nacking_loads_14;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_14 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_15 <= nacking_loads_15;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_15 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_16 <= nacking_loads_16;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_16 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_17 <= nacking_loads_17;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_17 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_18 <= nacking_loads_18;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_18 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_19 <= nacking_loads_19;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_19 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_20 <= nacking_loads_20;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_20 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_21 <= nacking_loads_21;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_21 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_22 <= nacking_loads_22;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_22 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    older_nacked_REG_23 <= nacking_loads_23;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1055:34, :1129:57, :1287:5, :1290:7]
    io_dmem_s1_kill_0_REG_23 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1132:58]
    io_dmem_s1_kill_0_REG_24 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_25 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_26 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_27 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_28 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_29 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_30 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_31 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_32 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_33 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_34 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_35 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_36 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_37 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_38 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_39 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_40 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_41 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_42 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_43 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_44 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_45 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_46 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_47 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_48 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_49 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_50 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_51 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_52 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_53 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_54 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_55 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_56 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_57 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_58 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_59 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_60 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_61 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_62 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_63 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_64 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_65 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_66 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_67 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_68 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_69 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_70 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_71 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_72 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_73 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_74 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_75 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_76 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_77 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_78 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_79 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_80 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_81 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_82 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_83 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_84 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_85 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_86 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_87 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_88 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_89 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_90 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_91 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_92 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    io_dmem_s1_kill_0_REG_93 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1154:56]
    io_dmem_s1_kill_0_REG_94 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1160:56]
    io_dmem_s1_kill_0_REG_95 <= dmem_req_fire_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:753:55, :1166:56]
    REG_1 <= io_core_exception;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1190:64]
    REG_2 <= (ldst_addr_matches_0_0 | ldst_addr_matches_0_1 | ldst_addr_matches_0_2 | ldst_addr_matches_0_3 | ldst_addr_matches_0_4 | ldst_addr_matches_0_5 | ldst_addr_matches_0_6 | ldst_addr_matches_0_7 | ldst_addr_matches_0_8 | ldst_addr_matches_0_9 | ldst_addr_matches_0_10 | ldst_addr_matches_0_11 | ldst_addr_matches_0_12 | ldst_addr_matches_0_13 | ldst_addr_matches_0_14 | ldst_addr_matches_0_15 | ldst_addr_matches_0_16 | ldst_addr_matches_0_17 | ldst_addr_matches_0_18 | ldst_addr_matches_0_19 | ldst_addr_matches_0_20 | ldst_addr_matches_0_21 | ldst_addr_matches_0_22 | ldst_addr_matches_0_23) & ~mem_forward_valid_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:72, :1151:9, :1190:53, :1200:{18,48,53,56}]
    if (will_fire_store_commit_0_will_fire | ~can_fire_store_commit_0)	// @[generators/boom/src/main/scala/lsu/lsu.scala:492:79, :535:61, :1206:{37,40}]
      store_blocked_counter <= 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:1205:36]
    else if (can_fire_store_commit_0 & ~will_fire_store_commit_0_will_fire) begin	// @[generators/boom/src/main/scala/lsu/lsu.scala:492:79, :535:61, :583:6, :1208:43]
      if (&store_blocked_counter)	// @[generators/boom/src/main/scala/lsu/lsu.scala:1205:36, :1209:58]
        store_blocked_counter <= 4'hF;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1205:36, generators/boom/src/main/scala/util/util.scala:351:72]
      else	// @[generators/boom/src/main/scala/lsu/lsu.scala:1209:58]
        store_blocked_counter <= store_blocked_counter + 4'h1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:304:44, :1205:36, :1209:96]
    end
    r_xcpt_uop_br_mask <= xcpt_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25, :1244:21, generators/boom/src/main/scala/util/util.scala:85:{25,27}]
    r_xcpt_uop_rob_idx <= use_mem_xcpt ? mem_xcpt_uops_0_rob_idx : _GEN_147[_ld_xcpt_uop_T_3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :672:32, :1237:25, :1240:30, :1242:115, :1244:21, generators/boom/src/main/scala/util/util.scala:363:52]
    r_xcpt_cause <= use_mem_xcpt ? {1'h0, mem_xcpt_causes_0} : 5'h10;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :304:44, :673:32, :1237:25, :1242:115, :1251:28]
    r_xcpt_badvaddr <= mem_xcpt_vaddrs_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :1237:25]
    io_core_ld_miss_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1261:69, :1383:37]
    spec_ld_succeed_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1261:69, :1385:13]
    spec_ld_succeed_REG_1 <= mem_incoming_uop_0_ldq_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37, :1387:56]
    if (reset) begin
      hella_state <= 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38]
      live_store_mask <= 24'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32]
      clr_bsy_valid_0 <= 1'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :931:32]
      stdf_clr_bsy_valid <= 1'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :984:37]
      r_xcpt_valid <= 1'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :1236:29]
    end
    else begin
      hella_state <= _GEN_2441[hella_state];	// @[generators/boom/src/main/scala/lsu/lsu.scala:240:38, :804:26, :821:26, :1291:28, :1530:{21,34}, :1532:35, :1536:38, :1542:34, :1553:{28,43}, :1555:17, :1556:{28,38}, :1558:63, :1563:40, :1565:69, :1579:42, :1582:76, :1585:40]
      live_store_mask <= ({24{dis_st_val_2}} & _GEN_866[23:0] | _GEN_1064) & ~{stq_23_valid & (|_GEN_834), stq_22_valid & (|_GEN_833), stq_21_valid & (|_GEN_832), stq_20_valid & (|_GEN_831), stq_19_valid & (|_GEN_830), stq_18_valid & (|_GEN_829), stq_17_valid & (|_GEN_828), stq_16_valid & (|_GEN_827), stq_15_valid & (|_GEN_826), stq_14_valid & (|_GEN_825), stq_13_valid & (|_GEN_824), stq_12_valid & (|_GEN_823), stq_11_valid & (|_GEN_822), stq_10_valid & (|_GEN_821), stq_9_valid & (|_GEN_820), stq_8_valid & (|_GEN_819), stq_7_valid & (|_GEN_818), stq_6_valid & (|_GEN_817), stq_5_valid & (|_GEN_816), stq_4_valid & (|_GEN_815), stq_3_valid & (|_GEN_814), stq_2_valid & (|_GEN_813), stq_1_valid & (|_GEN_812), stq_0_valid & (|_GEN_811)} & ~{_GEN_2390 & ~reset & _GEN_2438, _GEN_2390 & ~reset & _GEN_2436, _GEN_2390 & ~reset & _GEN_2434, _GEN_2390 & ~reset & _GEN_2432, _GEN_2390 & ~reset & _GEN_2430, _GEN_2390 & ~reset & _GEN_2428, _GEN_2390 & ~reset & _GEN_2426, _GEN_2390 & ~reset & _GEN_2424, _GEN_2390 & ~reset & _GEN_2422, _GEN_2390 & ~reset & _GEN_2420, _GEN_2390 & ~reset & _GEN_2418, _GEN_2390 & ~reset & _GEN_2416, _GEN_2390 & ~reset & _GEN_2414, _GEN_2390 & ~reset & _GEN_2412, _GEN_2390 & ~reset & _GEN_2410, _GEN_2390 & ~reset & _GEN_2408, _GEN_2390 & ~reset & _GEN_2406, _GEN_2390 & ~reset & _GEN_2404, _GEN_2390 & ~reset & _GEN_2402, _GEN_2390 & ~reset & _GEN_2400, _GEN_2390 & ~reset & _GEN_2398, _GEN_2390 & ~reset & _GEN_2396, _GEN_2390 & ~reset & _GEN_2394, _GEN_2390 & ~reset & _GEN_2392};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :258:32, :301:85, :335:{31,72}, :1404:25, :1407:5, :1411:7, :1597:36, :1599:22, :1600:3, :1605:5, :1625:38, :1626:9, :1650:{21,40,48}, :1651:{21,42}, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
      clr_bsy_valid_0 <= fired_stad_incoming_REG ? mem_stq_incoming_e_0_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0 : fired_sta_incoming_REG ? mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0 : fired_std_incoming_REG ? mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_addr_valid & ~mem_stq_incoming_e_0_bits_addr_is_virtual & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0 : fired_sfence_0 | fired_sta_retry_REG & mem_stq_retry_e_valid & mem_stq_retry_e_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_retry_e_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_retry_e_bits_uop_br_mask) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:896:51, :897:51, :898:51, :900:37, :903:51, :911:37, :914:37, :926:41, :931:32, :936:25, :941:35, :942:27, :943:29, :944:{29,68}, :948:41, :949:27, :951:29, :952:{29,69}, :956:41, :957:27, :959:29, :960:{29,74}, :964:35, :965:27, :968:38, :969:27, :971:29, :972:29, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
      stdf_clr_bsy_valid <= fired_stdf_incoming & _GEN_3[mem_stdf_uop_stq_idx] & _GEN_87[mem_stdf_uop_stq_idx] & ~_GEN_89[mem_stdf_uop_stq_idx] & ~_GEN_61[mem_stdf_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & mem_stdf_uop_br_mask) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:222:42, :899:37, :923:37, :984:37, :987:24, :990:30, :992:{26,62}, :994:29, :995:29, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
      r_xcpt_valid <= (ld_xcpt_valid | mem_xcpt_valids_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & xcpt_uop_br_mask) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:668:32, :670:22, :1236:29, :1239:44, :1244:21, :1246:34, :1247:39, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1022];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [9:0] i = 10'h0; i < 10'h3FF; i += 10'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        ldq_0_valid = _RANDOM[10'h0][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_uopc = _RANDOM[10'h0][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_inst = {_RANDOM[10'h0][31:8], _RANDOM[10'h1][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_debug_inst = {_RANDOM[10'h1][31:8], _RANDOM[10'h2][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_rvc = _RANDOM[10'h2][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_debug_pc = {_RANDOM[10'h2][31:9], _RANDOM[10'h3][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_iq_type = _RANDOM[10'h3][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_fu_code = _RANDOM[10'h3][29:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_br_type = {_RANDOM[10'h3][31:30], _RANDOM[10'h4][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_op1_sel = _RANDOM[10'h4][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_op2_sel = _RANDOM[10'h4][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_imm_sel = _RANDOM[10'h4][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_op_fcn = _RANDOM[10'h4][13:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_fcn_dw = _RANDOM[10'h4][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_csr_cmd = _RANDOM[10'h4][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_is_load = _RANDOM[10'h4][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_is_sta = _RANDOM[10'h4][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ctrl_is_std = _RANDOM[10'h4][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_iw_state = _RANDOM[10'h4][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_iw_p1_poisoned = _RANDOM[10'h4][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_iw_p2_poisoned = _RANDOM[10'h4][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_br = _RANDOM[10'h4][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_jalr = _RANDOM[10'h4][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_jal = _RANDOM[10'h4][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_sfb = _RANDOM[10'h4][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_br_mask = {_RANDOM[10'h4][31:29], _RANDOM[10'h5][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_br_tag = _RANDOM[10'h5][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ftq_idx = _RANDOM[10'h5][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_edge_inst = _RANDOM[10'h5][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_pc_lob = _RANDOM[10'h5][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_taken = _RANDOM[10'h5][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_imm_packed = {_RANDOM[10'h5][31:30], _RANDOM[10'h6][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_csr_addr = _RANDOM[10'h6][29:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_rob_idx = {_RANDOM[10'h6][31:30], _RANDOM[10'h7][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ldq_idx = _RANDOM[10'h7][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_stq_idx = _RANDOM[10'h7][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_rxq_idx = _RANDOM[10'h7][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_pdst = _RANDOM[10'h7][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_prs1 = _RANDOM[10'h7][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_prs2 = {_RANDOM[10'h7][31], _RANDOM[10'h8][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_prs3 = _RANDOM[10'h8][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_prs1_busy = _RANDOM[10'h8][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_prs2_busy = _RANDOM[10'h8][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_prs3_busy = _RANDOM[10'h8][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_stale_pdst = _RANDOM[10'h8][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_exception = _RANDOM[10'h8][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_exc_cause = {_RANDOM[10'h8][31:30], _RANDOM[10'h9], _RANDOM[10'hA][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_bypassable = _RANDOM[10'hA][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_mem_cmd = {_RANDOM[10'hA][31], _RANDOM[10'hB][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_mem_size = _RANDOM[10'hB][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_mem_signed = _RANDOM[10'hB][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_fence = _RANDOM[10'hB][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_fencei = _RANDOM[10'hB][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_amo = _RANDOM[10'hB][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_uses_ldq = _RANDOM[10'hB][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_uses_stq = _RANDOM[10'hB][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_sys_pc2epc = _RANDOM[10'hB][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_is_unique = _RANDOM[10'hB][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_flush_on_commit = _RANDOM[10'hB][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ldst_is_rs1 = _RANDOM[10'hB][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ldst = _RANDOM[10'hB][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_lrs1 = _RANDOM[10'hB][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_lrs2 = {_RANDOM[10'hB][31:28], _RANDOM[10'hC][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_lrs3 = _RANDOM[10'hC][7:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_ldst_val = _RANDOM[10'hC][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_dst_rtype = _RANDOM[10'hC][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_lrs1_rtype = _RANDOM[10'hC][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_lrs2_rtype = _RANDOM[10'hC][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_frs3_en = _RANDOM[10'hC][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_fp_val = _RANDOM[10'hC][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_fp_single = _RANDOM[10'hC][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_xcpt_pf_if = _RANDOM[10'hC][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_xcpt_ae_if = _RANDOM[10'hC][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_xcpt_ma_if = _RANDOM[10'hC][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_bp_debug_if = _RANDOM[10'hC][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_bp_xcpt_if = _RANDOM[10'hC][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_debug_fsrc = _RANDOM[10'hC][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_uop_debug_tsrc = _RANDOM[10'hC][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_addr_valid = _RANDOM[10'hC][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_addr_bits = {_RANDOM[10'hC][31:28], _RANDOM[10'hD], _RANDOM[10'hE][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_addr_is_virtual = _RANDOM[10'hE][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_addr_is_uncacheable = _RANDOM[10'hE][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_executed = _RANDOM[10'hE][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_succeeded = _RANDOM[10'hE][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_order_fail = _RANDOM[10'hE][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_observed = _RANDOM[10'hE][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_st_dep_mask = {_RANDOM[10'hE][31:10], _RANDOM[10'hF][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_youngest_stq_idx = _RANDOM[10'hF][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_forward_std_val = _RANDOM[10'hF][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_0_bits_forward_stq_idx = _RANDOM[10'hF][12:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_valid = _RANDOM[10'h11][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_uopc = _RANDOM[10'h11][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_inst = {_RANDOM[10'h11][31:21], _RANDOM[10'h12][20:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_debug_inst = {_RANDOM[10'h12][31:21], _RANDOM[10'h13][20:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_rvc = _RANDOM[10'h13][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_debug_pc = {_RANDOM[10'h13][31:22], _RANDOM[10'h14][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_iq_type = {_RANDOM[10'h14][31:30], _RANDOM[10'h15][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_fu_code = _RANDOM[10'h15][10:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_br_type = _RANDOM[10'h15][14:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_op1_sel = _RANDOM[10'h15][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_op2_sel = _RANDOM[10'h15][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_imm_sel = _RANDOM[10'h15][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_op_fcn = _RANDOM[10'h15][26:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_fcn_dw = _RANDOM[10'h15][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_csr_cmd = _RANDOM[10'h15][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_is_load = _RANDOM[10'h15][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_is_sta = _RANDOM[10'h16][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ctrl_is_std = _RANDOM[10'h16][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_iw_state = _RANDOM[10'h16][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_iw_p1_poisoned = _RANDOM[10'h16][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_iw_p2_poisoned = _RANDOM[10'h16][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_br = _RANDOM[10'h16][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_jalr = _RANDOM[10'h16][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_jal = _RANDOM[10'h16][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_sfb = _RANDOM[10'h16][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_br_mask = _RANDOM[10'h16][25:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_br_tag = _RANDOM[10'h16][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ftq_idx = {_RANDOM[10'h16][31:30], _RANDOM[10'h17][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_edge_inst = _RANDOM[10'h17][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_pc_lob = _RANDOM[10'h17][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_taken = _RANDOM[10'h17][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_imm_packed = _RANDOM[10'h17][30:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_csr_addr = {_RANDOM[10'h17][31], _RANDOM[10'h18][10:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_rob_idx = _RANDOM[10'h18][17:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ldq_idx = _RANDOM[10'h18][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_stq_idx = _RANDOM[10'h18][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_rxq_idx = _RANDOM[10'h18][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_pdst = {_RANDOM[10'h18][31:30], _RANDOM[10'h19][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_prs1 = _RANDOM[10'h19][11:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_prs2 = _RANDOM[10'h19][18:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_prs3 = _RANDOM[10'h19][25:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_prs1_busy = _RANDOM[10'h19][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_prs2_busy = _RANDOM[10'h1A][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_prs3_busy = _RANDOM[10'h1A][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_stale_pdst = _RANDOM[10'h1A][9:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_exception = _RANDOM[10'h1A][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_exc_cause = {_RANDOM[10'h1A][31:11], _RANDOM[10'h1B], _RANDOM[10'h1C][10:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_bypassable = _RANDOM[10'h1C][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_mem_cmd = _RANDOM[10'h1C][16:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_mem_size = _RANDOM[10'h1C][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_mem_signed = _RANDOM[10'h1C][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_fence = _RANDOM[10'h1C][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_fencei = _RANDOM[10'h1C][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_amo = _RANDOM[10'h1C][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_uses_ldq = _RANDOM[10'h1C][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_uses_stq = _RANDOM[10'h1C][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_sys_pc2epc = _RANDOM[10'h1C][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_is_unique = _RANDOM[10'h1C][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_flush_on_commit = _RANDOM[10'h1C][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ldst_is_rs1 = _RANDOM[10'h1C][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ldst = {_RANDOM[10'h1C][31:29], _RANDOM[10'h1D][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_lrs1 = _RANDOM[10'h1D][8:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_lrs2 = _RANDOM[10'h1D][14:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_lrs3 = _RANDOM[10'h1D][20:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_ldst_val = _RANDOM[10'h1D][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_dst_rtype = _RANDOM[10'h1D][23:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_lrs1_rtype = _RANDOM[10'h1D][25:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_lrs2_rtype = _RANDOM[10'h1D][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_frs3_en = _RANDOM[10'h1D][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_fp_val = _RANDOM[10'h1D][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_fp_single = _RANDOM[10'h1D][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_xcpt_pf_if = _RANDOM[10'h1D][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_xcpt_ae_if = _RANDOM[10'h1E][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_xcpt_ma_if = _RANDOM[10'h1E][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_bp_debug_if = _RANDOM[10'h1E][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_bp_xcpt_if = _RANDOM[10'h1E][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_debug_fsrc = _RANDOM[10'h1E][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_uop_debug_tsrc = _RANDOM[10'h1E][7:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_addr_valid = _RANDOM[10'h1E][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_addr_bits = {_RANDOM[10'h1E][31:9], _RANDOM[10'h1F][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_addr_is_virtual = _RANDOM[10'h1F][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_addr_is_uncacheable = _RANDOM[10'h1F][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_executed = _RANDOM[10'h1F][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_succeeded = _RANDOM[10'h1F][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_order_fail = _RANDOM[10'h1F][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_observed = _RANDOM[10'h1F][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_st_dep_mask = {_RANDOM[10'h1F][31:23], _RANDOM[10'h20][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_youngest_stq_idx = _RANDOM[10'h20][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_forward_std_val = _RANDOM[10'h20][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_1_bits_forward_stq_idx = _RANDOM[10'h20][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_valid = _RANDOM[10'h22][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_uopc = {_RANDOM[10'h22][31:27], _RANDOM[10'h23][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_inst = {_RANDOM[10'h23][31:2], _RANDOM[10'h24][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_debug_inst = {_RANDOM[10'h24][31:2], _RANDOM[10'h25][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_rvc = _RANDOM[10'h25][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_debug_pc = {_RANDOM[10'h25][31:3], _RANDOM[10'h26][10:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_iq_type = _RANDOM[10'h26][13:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_fu_code = _RANDOM[10'h26][23:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_br_type = _RANDOM[10'h26][27:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_op1_sel = _RANDOM[10'h26][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_op2_sel = {_RANDOM[10'h26][31:30], _RANDOM[10'h27][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_imm_sel = _RANDOM[10'h27][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_op_fcn = _RANDOM[10'h27][7:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_fcn_dw = _RANDOM[10'h27][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_csr_cmd = _RANDOM[10'h27][11:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_is_load = _RANDOM[10'h27][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_is_sta = _RANDOM[10'h27][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ctrl_is_std = _RANDOM[10'h27][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_iw_state = _RANDOM[10'h27][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_iw_p1_poisoned = _RANDOM[10'h27][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_iw_p2_poisoned = _RANDOM[10'h27][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_br = _RANDOM[10'h27][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_jalr = _RANDOM[10'h27][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_jal = _RANDOM[10'h27][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_sfb = _RANDOM[10'h27][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_br_mask = {_RANDOM[10'h27][31:23], _RANDOM[10'h28][6:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_br_tag = _RANDOM[10'h28][10:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ftq_idx = _RANDOM[10'h28][15:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_edge_inst = _RANDOM[10'h28][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_pc_lob = _RANDOM[10'h28][22:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_taken = _RANDOM[10'h28][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_imm_packed = {_RANDOM[10'h28][31:24], _RANDOM[10'h29][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_csr_addr = _RANDOM[10'h29][23:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_rob_idx = _RANDOM[10'h29][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ldq_idx = {_RANDOM[10'h29][31], _RANDOM[10'h2A][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_stq_idx = _RANDOM[10'h2A][8:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_rxq_idx = _RANDOM[10'h2A][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_pdst = _RANDOM[10'h2A][17:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_prs1 = _RANDOM[10'h2A][24:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_prs2 = _RANDOM[10'h2A][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_prs3 = _RANDOM[10'h2B][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_prs1_busy = _RANDOM[10'h2B][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_prs2_busy = _RANDOM[10'h2B][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_prs3_busy = _RANDOM[10'h2B][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_stale_pdst = _RANDOM[10'h2B][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_exception = _RANDOM[10'h2B][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_exc_cause = {_RANDOM[10'h2B][31:24], _RANDOM[10'h2C], _RANDOM[10'h2D][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_bypassable = _RANDOM[10'h2D][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_mem_cmd = _RANDOM[10'h2D][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_mem_size = _RANDOM[10'h2D][31:30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_mem_signed = _RANDOM[10'h2E][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_fence = _RANDOM[10'h2E][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_fencei = _RANDOM[10'h2E][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_amo = _RANDOM[10'h2E][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_uses_ldq = _RANDOM[10'h2E][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_uses_stq = _RANDOM[10'h2E][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_sys_pc2epc = _RANDOM[10'h2E][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_is_unique = _RANDOM[10'h2E][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_flush_on_commit = _RANDOM[10'h2E][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ldst_is_rs1 = _RANDOM[10'h2E][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ldst = _RANDOM[10'h2E][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_lrs1 = _RANDOM[10'h2E][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_lrs2 = _RANDOM[10'h2E][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_lrs3 = {_RANDOM[10'h2E][31:28], _RANDOM[10'h2F][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_ldst_val = _RANDOM[10'h2F][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_dst_rtype = _RANDOM[10'h2F][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_lrs1_rtype = _RANDOM[10'h2F][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_lrs2_rtype = _RANDOM[10'h2F][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_frs3_en = _RANDOM[10'h2F][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_fp_val = _RANDOM[10'h2F][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_fp_single = _RANDOM[10'h2F][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_xcpt_pf_if = _RANDOM[10'h2F][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_xcpt_ae_if = _RANDOM[10'h2F][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_xcpt_ma_if = _RANDOM[10'h2F][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_bp_debug_if = _RANDOM[10'h2F][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_bp_xcpt_if = _RANDOM[10'h2F][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_debug_fsrc = _RANDOM[10'h2F][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_uop_debug_tsrc = _RANDOM[10'h2F][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_addr_valid = _RANDOM[10'h2F][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_addr_bits = {_RANDOM[10'h2F][31:22], _RANDOM[10'h30][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_addr_is_virtual = _RANDOM[10'h30][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_addr_is_uncacheable = _RANDOM[10'h30][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_executed = _RANDOM[10'h31][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_succeeded = _RANDOM[10'h31][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_order_fail = _RANDOM[10'h31][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_observed = _RANDOM[10'h31][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_st_dep_mask = _RANDOM[10'h31][27:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_youngest_stq_idx = {_RANDOM[10'h31][31:28], _RANDOM[10'h32][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_forward_std_val = _RANDOM[10'h32][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_2_bits_forward_stq_idx = _RANDOM[10'h32][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_valid = _RANDOM[10'h34][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_uopc = _RANDOM[10'h34][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_inst = {_RANDOM[10'h34][31:15], _RANDOM[10'h35][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_debug_inst = {_RANDOM[10'h35][31:15], _RANDOM[10'h36][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_rvc = _RANDOM[10'h36][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_debug_pc = {_RANDOM[10'h36][31:16], _RANDOM[10'h37][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_iq_type = _RANDOM[10'h37][26:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_fu_code = {_RANDOM[10'h37][31:27], _RANDOM[10'h38][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_br_type = _RANDOM[10'h38][8:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_op1_sel = _RANDOM[10'h38][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_op2_sel = _RANDOM[10'h38][13:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_imm_sel = _RANDOM[10'h38][16:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_op_fcn = _RANDOM[10'h38][20:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_fcn_dw = _RANDOM[10'h38][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_csr_cmd = _RANDOM[10'h38][24:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_is_load = _RANDOM[10'h38][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_is_sta = _RANDOM[10'h38][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ctrl_is_std = _RANDOM[10'h38][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_iw_state = _RANDOM[10'h38][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_iw_p1_poisoned = _RANDOM[10'h38][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_iw_p2_poisoned = _RANDOM[10'h38][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_br = _RANDOM[10'h39][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_jalr = _RANDOM[10'h39][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_jal = _RANDOM[10'h39][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_sfb = _RANDOM[10'h39][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_br_mask = _RANDOM[10'h39][19:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_br_tag = _RANDOM[10'h39][23:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ftq_idx = _RANDOM[10'h39][28:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_edge_inst = _RANDOM[10'h39][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_pc_lob = {_RANDOM[10'h39][31:30], _RANDOM[10'h3A][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_taken = _RANDOM[10'h3A][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_imm_packed = _RANDOM[10'h3A][24:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_csr_addr = {_RANDOM[10'h3A][31:25], _RANDOM[10'h3B][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_rob_idx = _RANDOM[10'h3B][11:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ldq_idx = _RANDOM[10'h3B][16:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_stq_idx = _RANDOM[10'h3B][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_rxq_idx = _RANDOM[10'h3B][23:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_pdst = _RANDOM[10'h3B][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_prs1 = {_RANDOM[10'h3B][31], _RANDOM[10'h3C][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_prs2 = _RANDOM[10'h3C][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_prs3 = _RANDOM[10'h3C][19:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_prs1_busy = _RANDOM[10'h3C][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_prs2_busy = _RANDOM[10'h3C][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_prs3_busy = _RANDOM[10'h3C][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_stale_pdst = {_RANDOM[10'h3C][31:29], _RANDOM[10'h3D][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_exception = _RANDOM[10'h3D][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_exc_cause = {_RANDOM[10'h3D][31:5], _RANDOM[10'h3E], _RANDOM[10'h3F][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_bypassable = _RANDOM[10'h3F][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_mem_cmd = _RANDOM[10'h3F][10:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_mem_size = _RANDOM[10'h3F][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_mem_signed = _RANDOM[10'h3F][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_fence = _RANDOM[10'h3F][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_fencei = _RANDOM[10'h3F][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_amo = _RANDOM[10'h3F][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_uses_ldq = _RANDOM[10'h3F][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_uses_stq = _RANDOM[10'h3F][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_sys_pc2epc = _RANDOM[10'h3F][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_is_unique = _RANDOM[10'h3F][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_flush_on_commit = _RANDOM[10'h3F][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ldst_is_rs1 = _RANDOM[10'h3F][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ldst = _RANDOM[10'h3F][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_lrs1 = {_RANDOM[10'h3F][31:29], _RANDOM[10'h40][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_lrs2 = _RANDOM[10'h40][8:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_lrs3 = _RANDOM[10'h40][14:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_ldst_val = _RANDOM[10'h40][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_dst_rtype = _RANDOM[10'h40][17:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_lrs1_rtype = _RANDOM[10'h40][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_lrs2_rtype = _RANDOM[10'h40][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_frs3_en = _RANDOM[10'h40][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_fp_val = _RANDOM[10'h40][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_fp_single = _RANDOM[10'h40][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_xcpt_pf_if = _RANDOM[10'h40][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_xcpt_ae_if = _RANDOM[10'h40][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_xcpt_ma_if = _RANDOM[10'h40][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_bp_debug_if = _RANDOM[10'h40][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_bp_xcpt_if = _RANDOM[10'h40][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_debug_fsrc = _RANDOM[10'h40][31:30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_uop_debug_tsrc = _RANDOM[10'h41][1:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_addr_valid = _RANDOM[10'h41][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_addr_bits = {_RANDOM[10'h41][31:3], _RANDOM[10'h42][10:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_addr_is_virtual = _RANDOM[10'h42][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_addr_is_uncacheable = _RANDOM[10'h42][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_executed = _RANDOM[10'h42][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_succeeded = _RANDOM[10'h42][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_order_fail = _RANDOM[10'h42][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_observed = _RANDOM[10'h42][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_st_dep_mask = {_RANDOM[10'h42][31:17], _RANDOM[10'h43][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_youngest_stq_idx = _RANDOM[10'h43][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_forward_std_val = _RANDOM[10'h43][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_3_bits_forward_stq_idx = _RANDOM[10'h43][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_valid = _RANDOM[10'h45][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_uopc = _RANDOM[10'h45][27:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_inst = {_RANDOM[10'h45][31:28], _RANDOM[10'h46][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_debug_inst = {_RANDOM[10'h46][31:28], _RANDOM[10'h47][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_rvc = _RANDOM[10'h47][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_debug_pc = {_RANDOM[10'h47][31:29], _RANDOM[10'h48], _RANDOM[10'h49][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_iq_type = _RANDOM[10'h49][7:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_fu_code = _RANDOM[10'h49][17:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_br_type = _RANDOM[10'h49][21:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_op1_sel = _RANDOM[10'h49][23:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_op2_sel = _RANDOM[10'h49][26:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_imm_sel = _RANDOM[10'h49][29:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_op_fcn = {_RANDOM[10'h49][31:30], _RANDOM[10'h4A][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_fcn_dw = _RANDOM[10'h4A][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_csr_cmd = _RANDOM[10'h4A][5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_is_load = _RANDOM[10'h4A][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_is_sta = _RANDOM[10'h4A][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ctrl_is_std = _RANDOM[10'h4A][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_iw_state = _RANDOM[10'h4A][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_iw_p1_poisoned = _RANDOM[10'h4A][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_iw_p2_poisoned = _RANDOM[10'h4A][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_br = _RANDOM[10'h4A][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_jalr = _RANDOM[10'h4A][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_jal = _RANDOM[10'h4A][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_sfb = _RANDOM[10'h4A][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_br_mask = {_RANDOM[10'h4A][31:17], _RANDOM[10'h4B][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_br_tag = _RANDOM[10'h4B][4:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ftq_idx = _RANDOM[10'h4B][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_edge_inst = _RANDOM[10'h4B][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_pc_lob = _RANDOM[10'h4B][16:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_taken = _RANDOM[10'h4B][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_imm_packed = {_RANDOM[10'h4B][31:18], _RANDOM[10'h4C][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_csr_addr = _RANDOM[10'h4C][17:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_rob_idx = _RANDOM[10'h4C][24:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ldq_idx = _RANDOM[10'h4C][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_stq_idx = {_RANDOM[10'h4C][31:30], _RANDOM[10'h4D][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_rxq_idx = _RANDOM[10'h4D][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_pdst = _RANDOM[10'h4D][11:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_prs1 = _RANDOM[10'h4D][18:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_prs2 = _RANDOM[10'h4D][25:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_prs3 = {_RANDOM[10'h4D][31:26], _RANDOM[10'h4E][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_prs1_busy = _RANDOM[10'h4E][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_prs2_busy = _RANDOM[10'h4E][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_prs3_busy = _RANDOM[10'h4E][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_stale_pdst = _RANDOM[10'h4E][16:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_exception = _RANDOM[10'h4E][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_exc_cause = {_RANDOM[10'h4E][31:18], _RANDOM[10'h4F], _RANDOM[10'h50][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_bypassable = _RANDOM[10'h50][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_mem_cmd = _RANDOM[10'h50][23:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_mem_size = _RANDOM[10'h50][25:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_mem_signed = _RANDOM[10'h50][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_fence = _RANDOM[10'h50][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_fencei = _RANDOM[10'h50][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_amo = _RANDOM[10'h50][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_uses_ldq = _RANDOM[10'h50][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_uses_stq = _RANDOM[10'h50][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_sys_pc2epc = _RANDOM[10'h51][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_is_unique = _RANDOM[10'h51][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_flush_on_commit = _RANDOM[10'h51][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ldst_is_rs1 = _RANDOM[10'h51][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ldst = _RANDOM[10'h51][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_lrs1 = _RANDOM[10'h51][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_lrs2 = _RANDOM[10'h51][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_lrs3 = _RANDOM[10'h51][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_ldst_val = _RANDOM[10'h51][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_dst_rtype = _RANDOM[10'h51][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_lrs1_rtype = {_RANDOM[10'h51][31], _RANDOM[10'h52][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_lrs2_rtype = _RANDOM[10'h52][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_frs3_en = _RANDOM[10'h52][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_fp_val = _RANDOM[10'h52][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_fp_single = _RANDOM[10'h52][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_xcpt_pf_if = _RANDOM[10'h52][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_xcpt_ae_if = _RANDOM[10'h52][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_xcpt_ma_if = _RANDOM[10'h52][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_bp_debug_if = _RANDOM[10'h52][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_bp_xcpt_if = _RANDOM[10'h52][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_debug_fsrc = _RANDOM[10'h52][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_uop_debug_tsrc = _RANDOM[10'h52][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_addr_valid = _RANDOM[10'h52][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_addr_bits = {_RANDOM[10'h52][31:16], _RANDOM[10'h53][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_addr_is_virtual = _RANDOM[10'h53][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_addr_is_uncacheable = _RANDOM[10'h53][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_executed = _RANDOM[10'h53][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_succeeded = _RANDOM[10'h53][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_order_fail = _RANDOM[10'h53][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_observed = _RANDOM[10'h53][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_st_dep_mask = {_RANDOM[10'h53][31:30], _RANDOM[10'h54][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_youngest_stq_idx = _RANDOM[10'h54][26:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_forward_std_val = _RANDOM[10'h54][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_4_bits_forward_stq_idx = {_RANDOM[10'h54][31:28], _RANDOM[10'h55][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_valid = _RANDOM[10'h57][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_uopc = _RANDOM[10'h57][8:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_inst = {_RANDOM[10'h57][31:9], _RANDOM[10'h58][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_debug_inst = {_RANDOM[10'h58][31:9], _RANDOM[10'h59][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_rvc = _RANDOM[10'h59][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_debug_pc = {_RANDOM[10'h59][31:10], _RANDOM[10'h5A][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_iq_type = _RANDOM[10'h5A][20:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_fu_code = _RANDOM[10'h5A][30:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_br_type = {_RANDOM[10'h5A][31], _RANDOM[10'h5B][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_op1_sel = _RANDOM[10'h5B][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_op2_sel = _RANDOM[10'h5B][7:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_imm_sel = _RANDOM[10'h5B][10:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_op_fcn = _RANDOM[10'h5B][14:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_fcn_dw = _RANDOM[10'h5B][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_csr_cmd = _RANDOM[10'h5B][18:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_is_load = _RANDOM[10'h5B][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_is_sta = _RANDOM[10'h5B][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ctrl_is_std = _RANDOM[10'h5B][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_iw_state = _RANDOM[10'h5B][23:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_iw_p1_poisoned = _RANDOM[10'h5B][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_iw_p2_poisoned = _RANDOM[10'h5B][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_br = _RANDOM[10'h5B][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_jalr = _RANDOM[10'h5B][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_jal = _RANDOM[10'h5B][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_sfb = _RANDOM[10'h5B][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_br_mask = {_RANDOM[10'h5B][31:30], _RANDOM[10'h5C][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_br_tag = _RANDOM[10'h5C][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ftq_idx = _RANDOM[10'h5C][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_edge_inst = _RANDOM[10'h5C][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_pc_lob = _RANDOM[10'h5C][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_taken = _RANDOM[10'h5C][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_imm_packed = {_RANDOM[10'h5C][31], _RANDOM[10'h5D][18:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_csr_addr = _RANDOM[10'h5D][30:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_rob_idx = {_RANDOM[10'h5D][31], _RANDOM[10'h5E][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ldq_idx = _RANDOM[10'h5E][10:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_stq_idx = _RANDOM[10'h5E][15:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_rxq_idx = _RANDOM[10'h5E][17:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_pdst = _RANDOM[10'h5E][24:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_prs1 = _RANDOM[10'h5E][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_prs2 = _RANDOM[10'h5F][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_prs3 = _RANDOM[10'h5F][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_prs1_busy = _RANDOM[10'h5F][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_prs2_busy = _RANDOM[10'h5F][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_prs3_busy = _RANDOM[10'h5F][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_stale_pdst = _RANDOM[10'h5F][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_exception = _RANDOM[10'h5F][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_exc_cause = {_RANDOM[10'h5F][31], _RANDOM[10'h60], _RANDOM[10'h61][30:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_bypassable = _RANDOM[10'h61][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_mem_cmd = _RANDOM[10'h62][4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_mem_size = _RANDOM[10'h62][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_mem_signed = _RANDOM[10'h62][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_fence = _RANDOM[10'h62][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_fencei = _RANDOM[10'h62][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_amo = _RANDOM[10'h62][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_uses_ldq = _RANDOM[10'h62][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_uses_stq = _RANDOM[10'h62][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_sys_pc2epc = _RANDOM[10'h62][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_is_unique = _RANDOM[10'h62][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_flush_on_commit = _RANDOM[10'h62][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ldst_is_rs1 = _RANDOM[10'h62][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ldst = _RANDOM[10'h62][22:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_lrs1 = _RANDOM[10'h62][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_lrs2 = {_RANDOM[10'h62][31:29], _RANDOM[10'h63][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_lrs3 = _RANDOM[10'h63][8:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_ldst_val = _RANDOM[10'h63][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_dst_rtype = _RANDOM[10'h63][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_lrs1_rtype = _RANDOM[10'h63][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_lrs2_rtype = _RANDOM[10'h63][15:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_frs3_en = _RANDOM[10'h63][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_fp_val = _RANDOM[10'h63][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_fp_single = _RANDOM[10'h63][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_xcpt_pf_if = _RANDOM[10'h63][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_xcpt_ae_if = _RANDOM[10'h63][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_xcpt_ma_if = _RANDOM[10'h63][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_bp_debug_if = _RANDOM[10'h63][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_bp_xcpt_if = _RANDOM[10'h63][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_debug_fsrc = _RANDOM[10'h63][25:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_uop_debug_tsrc = _RANDOM[10'h63][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_addr_valid = _RANDOM[10'h63][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_addr_bits = {_RANDOM[10'h63][31:29], _RANDOM[10'h64], _RANDOM[10'h65][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_addr_is_virtual = _RANDOM[10'h65][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_addr_is_uncacheable = _RANDOM[10'h65][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_executed = _RANDOM[10'h65][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_succeeded = _RANDOM[10'h65][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_order_fail = _RANDOM[10'h65][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_observed = _RANDOM[10'h65][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_st_dep_mask = {_RANDOM[10'h65][31:11], _RANDOM[10'h66][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_youngest_stq_idx = _RANDOM[10'h66][7:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_forward_std_val = _RANDOM[10'h66][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_5_bits_forward_stq_idx = _RANDOM[10'h66][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_valid = _RANDOM[10'h68][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_uopc = _RANDOM[10'h68][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_inst = {_RANDOM[10'h68][31:22], _RANDOM[10'h69][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_debug_inst = {_RANDOM[10'h69][31:22], _RANDOM[10'h6A][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_rvc = _RANDOM[10'h6A][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_debug_pc = {_RANDOM[10'h6A][31:23], _RANDOM[10'h6B][30:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_iq_type = {_RANDOM[10'h6B][31], _RANDOM[10'h6C][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_fu_code = _RANDOM[10'h6C][11:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_br_type = _RANDOM[10'h6C][15:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_op1_sel = _RANDOM[10'h6C][17:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_op2_sel = _RANDOM[10'h6C][20:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_imm_sel = _RANDOM[10'h6C][23:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_op_fcn = _RANDOM[10'h6C][27:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_fcn_dw = _RANDOM[10'h6C][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_csr_cmd = _RANDOM[10'h6C][31:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_is_load = _RANDOM[10'h6D][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_is_sta = _RANDOM[10'h6D][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ctrl_is_std = _RANDOM[10'h6D][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_iw_state = _RANDOM[10'h6D][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_iw_p1_poisoned = _RANDOM[10'h6D][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_iw_p2_poisoned = _RANDOM[10'h6D][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_br = _RANDOM[10'h6D][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_jalr = _RANDOM[10'h6D][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_jal = _RANDOM[10'h6D][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_sfb = _RANDOM[10'h6D][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_br_mask = _RANDOM[10'h6D][26:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_br_tag = _RANDOM[10'h6D][30:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ftq_idx = {_RANDOM[10'h6D][31], _RANDOM[10'h6E][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_edge_inst = _RANDOM[10'h6E][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_pc_lob = _RANDOM[10'h6E][10:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_taken = _RANDOM[10'h6E][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_imm_packed = _RANDOM[10'h6E][31:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_csr_addr = _RANDOM[10'h6F][11:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_rob_idx = _RANDOM[10'h6F][18:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ldq_idx = _RANDOM[10'h6F][23:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_stq_idx = _RANDOM[10'h6F][28:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_rxq_idx = _RANDOM[10'h6F][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_pdst = {_RANDOM[10'h6F][31], _RANDOM[10'h70][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_prs1 = _RANDOM[10'h70][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_prs2 = _RANDOM[10'h70][19:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_prs3 = _RANDOM[10'h70][26:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_prs1_busy = _RANDOM[10'h71][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_prs2_busy = _RANDOM[10'h71][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_prs3_busy = _RANDOM[10'h71][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_stale_pdst = _RANDOM[10'h71][10:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_exception = _RANDOM[10'h71][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_exc_cause = {_RANDOM[10'h71][31:12], _RANDOM[10'h72], _RANDOM[10'h73][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_bypassable = _RANDOM[10'h73][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_mem_cmd = _RANDOM[10'h73][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_mem_size = _RANDOM[10'h73][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_mem_signed = _RANDOM[10'h73][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_fence = _RANDOM[10'h73][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_fencei = _RANDOM[10'h73][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_amo = _RANDOM[10'h73][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_uses_ldq = _RANDOM[10'h73][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_uses_stq = _RANDOM[10'h73][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_sys_pc2epc = _RANDOM[10'h73][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_is_unique = _RANDOM[10'h73][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_flush_on_commit = _RANDOM[10'h73][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ldst_is_rs1 = _RANDOM[10'h73][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ldst = {_RANDOM[10'h73][31:30], _RANDOM[10'h74][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_lrs1 = _RANDOM[10'h74][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_lrs2 = _RANDOM[10'h74][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_lrs3 = _RANDOM[10'h74][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_ldst_val = _RANDOM[10'h74][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_dst_rtype = _RANDOM[10'h74][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_lrs1_rtype = _RANDOM[10'h74][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_lrs2_rtype = _RANDOM[10'h74][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_frs3_en = _RANDOM[10'h74][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_fp_val = _RANDOM[10'h74][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_fp_single = _RANDOM[10'h74][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_xcpt_pf_if = _RANDOM[10'h75][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_xcpt_ae_if = _RANDOM[10'h75][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_xcpt_ma_if = _RANDOM[10'h75][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_bp_debug_if = _RANDOM[10'h75][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_bp_xcpt_if = _RANDOM[10'h75][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_debug_fsrc = _RANDOM[10'h75][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_uop_debug_tsrc = _RANDOM[10'h75][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_addr_valid = _RANDOM[10'h75][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_addr_bits = {_RANDOM[10'h75][31:10], _RANDOM[10'h76][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_addr_is_virtual = _RANDOM[10'h76][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_addr_is_uncacheable = _RANDOM[10'h76][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_executed = _RANDOM[10'h76][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_succeeded = _RANDOM[10'h76][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_order_fail = _RANDOM[10'h76][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_observed = _RANDOM[10'h76][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_st_dep_mask = {_RANDOM[10'h76][31:24], _RANDOM[10'h77][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_youngest_stq_idx = _RANDOM[10'h77][20:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_forward_std_val = _RANDOM[10'h77][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_6_bits_forward_stq_idx = _RANDOM[10'h77][26:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_valid = _RANDOM[10'h79][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_uopc = {_RANDOM[10'h79][31:28], _RANDOM[10'h7A][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_inst = {_RANDOM[10'h7A][31:3], _RANDOM[10'h7B][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_debug_inst = {_RANDOM[10'h7B][31:3], _RANDOM[10'h7C][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_rvc = _RANDOM[10'h7C][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_debug_pc = {_RANDOM[10'h7C][31:4], _RANDOM[10'h7D][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_iq_type = _RANDOM[10'h7D][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_fu_code = _RANDOM[10'h7D][24:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_br_type = _RANDOM[10'h7D][28:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_op1_sel = _RANDOM[10'h7D][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_op2_sel = {_RANDOM[10'h7D][31], _RANDOM[10'h7E][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_imm_sel = _RANDOM[10'h7E][4:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_op_fcn = _RANDOM[10'h7E][8:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_fcn_dw = _RANDOM[10'h7E][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_csr_cmd = _RANDOM[10'h7E][12:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_is_load = _RANDOM[10'h7E][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_is_sta = _RANDOM[10'h7E][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ctrl_is_std = _RANDOM[10'h7E][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_iw_state = _RANDOM[10'h7E][17:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_iw_p1_poisoned = _RANDOM[10'h7E][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_iw_p2_poisoned = _RANDOM[10'h7E][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_br = _RANDOM[10'h7E][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_jalr = _RANDOM[10'h7E][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_jal = _RANDOM[10'h7E][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_sfb = _RANDOM[10'h7E][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_br_mask = {_RANDOM[10'h7E][31:24], _RANDOM[10'h7F][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_br_tag = _RANDOM[10'h7F][11:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ftq_idx = _RANDOM[10'h7F][16:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_edge_inst = _RANDOM[10'h7F][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_pc_lob = _RANDOM[10'h7F][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_taken = _RANDOM[10'h7F][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_imm_packed = {_RANDOM[10'h7F][31:25], _RANDOM[10'h80][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_csr_addr = _RANDOM[10'h80][24:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_rob_idx = _RANDOM[10'h80][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ldq_idx = _RANDOM[10'h81][4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_stq_idx = _RANDOM[10'h81][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_rxq_idx = _RANDOM[10'h81][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_pdst = _RANDOM[10'h81][18:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_prs1 = _RANDOM[10'h81][25:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_prs2 = {_RANDOM[10'h81][31:26], _RANDOM[10'h82][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_prs3 = _RANDOM[10'h82][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_prs1_busy = _RANDOM[10'h82][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_prs2_busy = _RANDOM[10'h82][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_prs3_busy = _RANDOM[10'h82][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_stale_pdst = _RANDOM[10'h82][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_exception = _RANDOM[10'h82][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_exc_cause = {_RANDOM[10'h82][31:25], _RANDOM[10'h83], _RANDOM[10'h84][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_bypassable = _RANDOM[10'h84][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_mem_cmd = _RANDOM[10'h84][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_mem_size = {_RANDOM[10'h84][31], _RANDOM[10'h85][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_mem_signed = _RANDOM[10'h85][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_fence = _RANDOM[10'h85][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_fencei = _RANDOM[10'h85][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_amo = _RANDOM[10'h85][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_uses_ldq = _RANDOM[10'h85][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_uses_stq = _RANDOM[10'h85][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_sys_pc2epc = _RANDOM[10'h85][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_is_unique = _RANDOM[10'h85][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_flush_on_commit = _RANDOM[10'h85][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ldst_is_rs1 = _RANDOM[10'h85][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ldst = _RANDOM[10'h85][16:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_lrs1 = _RANDOM[10'h85][22:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_lrs2 = _RANDOM[10'h85][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_lrs3 = {_RANDOM[10'h85][31:29], _RANDOM[10'h86][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_ldst_val = _RANDOM[10'h86][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_dst_rtype = _RANDOM[10'h86][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_lrs1_rtype = _RANDOM[10'h86][7:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_lrs2_rtype = _RANDOM[10'h86][9:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_frs3_en = _RANDOM[10'h86][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_fp_val = _RANDOM[10'h86][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_fp_single = _RANDOM[10'h86][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_xcpt_pf_if = _RANDOM[10'h86][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_xcpt_ae_if = _RANDOM[10'h86][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_xcpt_ma_if = _RANDOM[10'h86][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_bp_debug_if = _RANDOM[10'h86][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_bp_xcpt_if = _RANDOM[10'h86][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_debug_fsrc = _RANDOM[10'h86][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_uop_debug_tsrc = _RANDOM[10'h86][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_addr_valid = _RANDOM[10'h86][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_addr_bits = {_RANDOM[10'h86][31:23], _RANDOM[10'h87][30:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_addr_is_virtual = _RANDOM[10'h87][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_addr_is_uncacheable = _RANDOM[10'h88][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_executed = _RANDOM[10'h88][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_succeeded = _RANDOM[10'h88][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_order_fail = _RANDOM[10'h88][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_observed = _RANDOM[10'h88][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_st_dep_mask = _RANDOM[10'h88][28:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_youngest_stq_idx = {_RANDOM[10'h88][31:29], _RANDOM[10'h89][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_forward_std_val = _RANDOM[10'h89][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_7_bits_forward_stq_idx = _RANDOM[10'h89][7:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_valid = _RANDOM[10'h8B][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_uopc = _RANDOM[10'h8B][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_inst = {_RANDOM[10'h8B][31:16], _RANDOM[10'h8C][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_debug_inst = {_RANDOM[10'h8C][31:16], _RANDOM[10'h8D][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_rvc = _RANDOM[10'h8D][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_debug_pc = {_RANDOM[10'h8D][31:17], _RANDOM[10'h8E][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_iq_type = _RANDOM[10'h8E][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_fu_code = {_RANDOM[10'h8E][31:28], _RANDOM[10'h8F][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_br_type = _RANDOM[10'h8F][9:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_op1_sel = _RANDOM[10'h8F][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_op2_sel = _RANDOM[10'h8F][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_imm_sel = _RANDOM[10'h8F][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_op_fcn = _RANDOM[10'h8F][21:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_fcn_dw = _RANDOM[10'h8F][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_csr_cmd = _RANDOM[10'h8F][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_is_load = _RANDOM[10'h8F][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_is_sta = _RANDOM[10'h8F][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ctrl_is_std = _RANDOM[10'h8F][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_iw_state = _RANDOM[10'h8F][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_iw_p1_poisoned = _RANDOM[10'h8F][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_iw_p2_poisoned = _RANDOM[10'h90][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_br = _RANDOM[10'h90][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_jalr = _RANDOM[10'h90][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_jal = _RANDOM[10'h90][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_sfb = _RANDOM[10'h90][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_br_mask = _RANDOM[10'h90][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_br_tag = _RANDOM[10'h90][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ftq_idx = _RANDOM[10'h90][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_edge_inst = _RANDOM[10'h90][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_pc_lob = {_RANDOM[10'h90][31], _RANDOM[10'h91][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_taken = _RANDOM[10'h91][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_imm_packed = _RANDOM[10'h91][25:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_csr_addr = {_RANDOM[10'h91][31:26], _RANDOM[10'h92][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_rob_idx = _RANDOM[10'h92][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ldq_idx = _RANDOM[10'h92][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_stq_idx = _RANDOM[10'h92][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_rxq_idx = _RANDOM[10'h92][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_pdst = _RANDOM[10'h92][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_prs1 = _RANDOM[10'h93][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_prs2 = _RANDOM[10'h93][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_prs3 = _RANDOM[10'h93][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_prs1_busy = _RANDOM[10'h93][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_prs2_busy = _RANDOM[10'h93][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_prs3_busy = _RANDOM[10'h93][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_stale_pdst = {_RANDOM[10'h93][31:30], _RANDOM[10'h94][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_exception = _RANDOM[10'h94][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_exc_cause = {_RANDOM[10'h94][31:6], _RANDOM[10'h95], _RANDOM[10'h96][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_bypassable = _RANDOM[10'h96][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_mem_cmd = _RANDOM[10'h96][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_mem_size = _RANDOM[10'h96][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_mem_signed = _RANDOM[10'h96][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_fence = _RANDOM[10'h96][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_fencei = _RANDOM[10'h96][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_amo = _RANDOM[10'h96][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_uses_ldq = _RANDOM[10'h96][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_uses_stq = _RANDOM[10'h96][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_sys_pc2epc = _RANDOM[10'h96][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_is_unique = _RANDOM[10'h96][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_flush_on_commit = _RANDOM[10'h96][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ldst_is_rs1 = _RANDOM[10'h96][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ldst = _RANDOM[10'h96][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_lrs1 = {_RANDOM[10'h96][31:30], _RANDOM[10'h97][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_lrs2 = _RANDOM[10'h97][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_lrs3 = _RANDOM[10'h97][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_ldst_val = _RANDOM[10'h97][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_dst_rtype = _RANDOM[10'h97][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_lrs1_rtype = _RANDOM[10'h97][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_lrs2_rtype = _RANDOM[10'h97][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_frs3_en = _RANDOM[10'h97][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_fp_val = _RANDOM[10'h97][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_fp_single = _RANDOM[10'h97][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_xcpt_pf_if = _RANDOM[10'h97][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_xcpt_ae_if = _RANDOM[10'h97][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_xcpt_ma_if = _RANDOM[10'h97][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_bp_debug_if = _RANDOM[10'h97][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_bp_xcpt_if = _RANDOM[10'h97][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_debug_fsrc = {_RANDOM[10'h97][31], _RANDOM[10'h98][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_uop_debug_tsrc = _RANDOM[10'h98][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_addr_valid = _RANDOM[10'h98][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_addr_bits = {_RANDOM[10'h98][31:4], _RANDOM[10'h99][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_addr_is_virtual = _RANDOM[10'h99][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_addr_is_uncacheable = _RANDOM[10'h99][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_executed = _RANDOM[10'h99][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_succeeded = _RANDOM[10'h99][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_order_fail = _RANDOM[10'h99][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_observed = _RANDOM[10'h99][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_st_dep_mask = {_RANDOM[10'h99][31:18], _RANDOM[10'h9A][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_youngest_stq_idx = _RANDOM[10'h9A][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_forward_std_val = _RANDOM[10'h9A][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_8_bits_forward_stq_idx = _RANDOM[10'h9A][20:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_valid = _RANDOM[10'h9C][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_uopc = _RANDOM[10'h9C][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_inst = {_RANDOM[10'h9C][31:29], _RANDOM[10'h9D][28:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_debug_inst = {_RANDOM[10'h9D][31:29], _RANDOM[10'h9E][28:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_rvc = _RANDOM[10'h9E][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_debug_pc = {_RANDOM[10'h9E][31:30], _RANDOM[10'h9F], _RANDOM[10'hA0][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_iq_type = _RANDOM[10'hA0][8:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_fu_code = _RANDOM[10'hA0][18:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_br_type = _RANDOM[10'hA0][22:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_op1_sel = _RANDOM[10'hA0][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_op2_sel = _RANDOM[10'hA0][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_imm_sel = _RANDOM[10'hA0][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_op_fcn = {_RANDOM[10'hA0][31], _RANDOM[10'hA1][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_fcn_dw = _RANDOM[10'hA1][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_csr_cmd = _RANDOM[10'hA1][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_is_load = _RANDOM[10'hA1][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_is_sta = _RANDOM[10'hA1][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ctrl_is_std = _RANDOM[10'hA1][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_iw_state = _RANDOM[10'hA1][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_iw_p1_poisoned = _RANDOM[10'hA1][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_iw_p2_poisoned = _RANDOM[10'hA1][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_br = _RANDOM[10'hA1][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_jalr = _RANDOM[10'hA1][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_jal = _RANDOM[10'hA1][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_sfb = _RANDOM[10'hA1][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_br_mask = {_RANDOM[10'hA1][31:18], _RANDOM[10'hA2][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_br_tag = _RANDOM[10'hA2][5:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ftq_idx = _RANDOM[10'hA2][10:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_edge_inst = _RANDOM[10'hA2][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_pc_lob = _RANDOM[10'hA2][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_taken = _RANDOM[10'hA2][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_imm_packed = {_RANDOM[10'hA2][31:19], _RANDOM[10'hA3][6:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_csr_addr = _RANDOM[10'hA3][18:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_rob_idx = _RANDOM[10'hA3][25:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ldq_idx = _RANDOM[10'hA3][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_stq_idx = {_RANDOM[10'hA3][31], _RANDOM[10'hA4][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_rxq_idx = _RANDOM[10'hA4][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_pdst = _RANDOM[10'hA4][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_prs1 = _RANDOM[10'hA4][19:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_prs2 = _RANDOM[10'hA4][26:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_prs3 = {_RANDOM[10'hA4][31:27], _RANDOM[10'hA5][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_prs1_busy = _RANDOM[10'hA5][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_prs2_busy = _RANDOM[10'hA5][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_prs3_busy = _RANDOM[10'hA5][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_stale_pdst = _RANDOM[10'hA5][17:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_exception = _RANDOM[10'hA5][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_exc_cause = {_RANDOM[10'hA5][31:19], _RANDOM[10'hA6], _RANDOM[10'hA7][18:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_bypassable = _RANDOM[10'hA7][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_mem_cmd = _RANDOM[10'hA7][24:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_mem_size = _RANDOM[10'hA7][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_mem_signed = _RANDOM[10'hA7][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_fence = _RANDOM[10'hA7][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_fencei = _RANDOM[10'hA7][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_amo = _RANDOM[10'hA7][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_uses_ldq = _RANDOM[10'hA7][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_uses_stq = _RANDOM[10'hA8][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_sys_pc2epc = _RANDOM[10'hA8][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_is_unique = _RANDOM[10'hA8][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_flush_on_commit = _RANDOM[10'hA8][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ldst_is_rs1 = _RANDOM[10'hA8][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ldst = _RANDOM[10'hA8][10:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_lrs1 = _RANDOM[10'hA8][16:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_lrs2 = _RANDOM[10'hA8][22:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_lrs3 = _RANDOM[10'hA8][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_ldst_val = _RANDOM[10'hA8][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_dst_rtype = _RANDOM[10'hA8][31:30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_lrs1_rtype = _RANDOM[10'hA9][1:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_lrs2_rtype = _RANDOM[10'hA9][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_frs3_en = _RANDOM[10'hA9][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_fp_val = _RANDOM[10'hA9][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_fp_single = _RANDOM[10'hA9][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_xcpt_pf_if = _RANDOM[10'hA9][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_xcpt_ae_if = _RANDOM[10'hA9][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_xcpt_ma_if = _RANDOM[10'hA9][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_bp_debug_if = _RANDOM[10'hA9][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_bp_xcpt_if = _RANDOM[10'hA9][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_debug_fsrc = _RANDOM[10'hA9][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_uop_debug_tsrc = _RANDOM[10'hA9][15:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_addr_valid = _RANDOM[10'hA9][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_addr_bits = {_RANDOM[10'hA9][31:17], _RANDOM[10'hAA][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_addr_is_virtual = _RANDOM[10'hAA][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_addr_is_uncacheable = _RANDOM[10'hAA][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_executed = _RANDOM[10'hAA][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_succeeded = _RANDOM[10'hAA][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_order_fail = _RANDOM[10'hAA][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_observed = _RANDOM[10'hAA][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_st_dep_mask = {_RANDOM[10'hAA][31], _RANDOM[10'hAB][22:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_youngest_stq_idx = _RANDOM[10'hAB][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_forward_std_val = _RANDOM[10'hAB][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_9_bits_forward_stq_idx = {_RANDOM[10'hAB][31:29], _RANDOM[10'hAC][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_valid = _RANDOM[10'hAE][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_uopc = _RANDOM[10'hAE][9:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_inst = {_RANDOM[10'hAE][31:10], _RANDOM[10'hAF][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_debug_inst = {_RANDOM[10'hAF][31:10], _RANDOM[10'hB0][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_rvc = _RANDOM[10'hB0][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_debug_pc = {_RANDOM[10'hB0][31:11], _RANDOM[10'hB1][18:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_iq_type = _RANDOM[10'hB1][21:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_fu_code = _RANDOM[10'hB1][31:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_br_type = _RANDOM[10'hB2][3:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_op1_sel = _RANDOM[10'hB2][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_op2_sel = _RANDOM[10'hB2][8:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_imm_sel = _RANDOM[10'hB2][11:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_op_fcn = _RANDOM[10'hB2][15:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_fcn_dw = _RANDOM[10'hB2][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_csr_cmd = _RANDOM[10'hB2][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_is_load = _RANDOM[10'hB2][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_is_sta = _RANDOM[10'hB2][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ctrl_is_std = _RANDOM[10'hB2][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_iw_state = _RANDOM[10'hB2][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_iw_p1_poisoned = _RANDOM[10'hB2][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_iw_p2_poisoned = _RANDOM[10'hB2][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_br = _RANDOM[10'hB2][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_jalr = _RANDOM[10'hB2][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_jal = _RANDOM[10'hB2][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_sfb = _RANDOM[10'hB2][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_br_mask = {_RANDOM[10'hB2][31], _RANDOM[10'hB3][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_br_tag = _RANDOM[10'hB3][18:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ftq_idx = _RANDOM[10'hB3][23:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_edge_inst = _RANDOM[10'hB3][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_pc_lob = _RANDOM[10'hB3][30:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_taken = _RANDOM[10'hB3][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_imm_packed = _RANDOM[10'hB4][19:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_csr_addr = _RANDOM[10'hB4][31:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_rob_idx = _RANDOM[10'hB5][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ldq_idx = _RANDOM[10'hB5][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_stq_idx = _RANDOM[10'hB5][16:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_rxq_idx = _RANDOM[10'hB5][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_pdst = _RANDOM[10'hB5][25:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_prs1 = {_RANDOM[10'hB5][31:26], _RANDOM[10'hB6][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_prs2 = _RANDOM[10'hB6][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_prs3 = _RANDOM[10'hB6][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_prs1_busy = _RANDOM[10'hB6][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_prs2_busy = _RANDOM[10'hB6][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_prs3_busy = _RANDOM[10'hB6][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_stale_pdst = _RANDOM[10'hB6][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_exception = _RANDOM[10'hB6][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_exc_cause = {_RANDOM[10'hB7], _RANDOM[10'hB8]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_bypassable = _RANDOM[10'hB9][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_mem_cmd = _RANDOM[10'hB9][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_mem_size = _RANDOM[10'hB9][7:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_mem_signed = _RANDOM[10'hB9][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_fence = _RANDOM[10'hB9][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_fencei = _RANDOM[10'hB9][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_amo = _RANDOM[10'hB9][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_uses_ldq = _RANDOM[10'hB9][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_uses_stq = _RANDOM[10'hB9][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_sys_pc2epc = _RANDOM[10'hB9][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_is_unique = _RANDOM[10'hB9][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_flush_on_commit = _RANDOM[10'hB9][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ldst_is_rs1 = _RANDOM[10'hB9][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ldst = _RANDOM[10'hB9][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_lrs1 = _RANDOM[10'hB9][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_lrs2 = {_RANDOM[10'hB9][31:30], _RANDOM[10'hBA][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_lrs3 = _RANDOM[10'hBA][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_ldst_val = _RANDOM[10'hBA][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_dst_rtype = _RANDOM[10'hBA][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_lrs1_rtype = _RANDOM[10'hBA][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_lrs2_rtype = _RANDOM[10'hBA][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_frs3_en = _RANDOM[10'hBA][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_fp_val = _RANDOM[10'hBA][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_fp_single = _RANDOM[10'hBA][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_xcpt_pf_if = _RANDOM[10'hBA][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_xcpt_ae_if = _RANDOM[10'hBA][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_xcpt_ma_if = _RANDOM[10'hBA][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_bp_debug_if = _RANDOM[10'hBA][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_bp_xcpt_if = _RANDOM[10'hBA][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_debug_fsrc = _RANDOM[10'hBA][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_uop_debug_tsrc = _RANDOM[10'hBA][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_addr_valid = _RANDOM[10'hBA][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_addr_bits = {_RANDOM[10'hBA][31:30], _RANDOM[10'hBB], _RANDOM[10'hBC][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_addr_is_virtual = _RANDOM[10'hBC][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_addr_is_uncacheable = _RANDOM[10'hBC][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_executed = _RANDOM[10'hBC][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_succeeded = _RANDOM[10'hBC][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_order_fail = _RANDOM[10'hBC][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_observed = _RANDOM[10'hBC][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_st_dep_mask = {_RANDOM[10'hBC][31:12], _RANDOM[10'hBD][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_youngest_stq_idx = _RANDOM[10'hBD][8:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_forward_std_val = _RANDOM[10'hBD][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_10_bits_forward_stq_idx = _RANDOM[10'hBD][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_valid = _RANDOM[10'hBF][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_uopc = _RANDOM[10'hBF][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_inst = {_RANDOM[10'hBF][31:23], _RANDOM[10'hC0][22:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_debug_inst = {_RANDOM[10'hC0][31:23], _RANDOM[10'hC1][22:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_rvc = _RANDOM[10'hC1][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_debug_pc = {_RANDOM[10'hC1][31:24], _RANDOM[10'hC2]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_iq_type = _RANDOM[10'hC3][2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_fu_code = _RANDOM[10'hC3][12:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_br_type = _RANDOM[10'hC3][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_op1_sel = _RANDOM[10'hC3][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_op2_sel = _RANDOM[10'hC3][21:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_imm_sel = _RANDOM[10'hC3][24:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_op_fcn = _RANDOM[10'hC3][28:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_fcn_dw = _RANDOM[10'hC3][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_csr_cmd = {_RANDOM[10'hC3][31:30], _RANDOM[10'hC4][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_is_load = _RANDOM[10'hC4][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_is_sta = _RANDOM[10'hC4][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ctrl_is_std = _RANDOM[10'hC4][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_iw_state = _RANDOM[10'hC4][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_iw_p1_poisoned = _RANDOM[10'hC4][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_iw_p2_poisoned = _RANDOM[10'hC4][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_br = _RANDOM[10'hC4][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_jalr = _RANDOM[10'hC4][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_jal = _RANDOM[10'hC4][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_sfb = _RANDOM[10'hC4][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_br_mask = _RANDOM[10'hC4][27:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_br_tag = _RANDOM[10'hC4][31:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ftq_idx = _RANDOM[10'hC5][4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_edge_inst = _RANDOM[10'hC5][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_pc_lob = _RANDOM[10'hC5][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_taken = _RANDOM[10'hC5][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_imm_packed = {_RANDOM[10'hC5][31:13], _RANDOM[10'hC6][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_csr_addr = _RANDOM[10'hC6][12:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_rob_idx = _RANDOM[10'hC6][19:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ldq_idx = _RANDOM[10'hC6][24:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_stq_idx = _RANDOM[10'hC6][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_rxq_idx = _RANDOM[10'hC6][31:30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_pdst = _RANDOM[10'hC7][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_prs1 = _RANDOM[10'hC7][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_prs2 = _RANDOM[10'hC7][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_prs3 = _RANDOM[10'hC7][27:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_prs1_busy = _RANDOM[10'hC8][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_prs2_busy = _RANDOM[10'hC8][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_prs3_busy = _RANDOM[10'hC8][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_stale_pdst = _RANDOM[10'hC8][11:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_exception = _RANDOM[10'hC8][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_exc_cause = {_RANDOM[10'hC8][31:13], _RANDOM[10'hC9], _RANDOM[10'hCA][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_bypassable = _RANDOM[10'hCA][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_mem_cmd = _RANDOM[10'hCA][18:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_mem_size = _RANDOM[10'hCA][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_mem_signed = _RANDOM[10'hCA][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_fence = _RANDOM[10'hCA][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_fencei = _RANDOM[10'hCA][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_amo = _RANDOM[10'hCA][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_uses_ldq = _RANDOM[10'hCA][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_uses_stq = _RANDOM[10'hCA][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_sys_pc2epc = _RANDOM[10'hCA][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_is_unique = _RANDOM[10'hCA][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_flush_on_commit = _RANDOM[10'hCA][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ldst_is_rs1 = _RANDOM[10'hCA][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ldst = {_RANDOM[10'hCA][31], _RANDOM[10'hCB][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_lrs1 = _RANDOM[10'hCB][10:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_lrs2 = _RANDOM[10'hCB][16:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_lrs3 = _RANDOM[10'hCB][22:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_ldst_val = _RANDOM[10'hCB][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_dst_rtype = _RANDOM[10'hCB][25:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_lrs1_rtype = _RANDOM[10'hCB][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_lrs2_rtype = _RANDOM[10'hCB][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_frs3_en = _RANDOM[10'hCB][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_fp_val = _RANDOM[10'hCB][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_fp_single = _RANDOM[10'hCC][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_xcpt_pf_if = _RANDOM[10'hCC][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_xcpt_ae_if = _RANDOM[10'hCC][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_xcpt_ma_if = _RANDOM[10'hCC][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_bp_debug_if = _RANDOM[10'hCC][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_bp_xcpt_if = _RANDOM[10'hCC][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_debug_fsrc = _RANDOM[10'hCC][7:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_uop_debug_tsrc = _RANDOM[10'hCC][9:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_addr_valid = _RANDOM[10'hCC][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_addr_bits = {_RANDOM[10'hCC][31:11], _RANDOM[10'hCD][18:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_addr_is_virtual = _RANDOM[10'hCD][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_addr_is_uncacheable = _RANDOM[10'hCD][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_executed = _RANDOM[10'hCD][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_succeeded = _RANDOM[10'hCD][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_order_fail = _RANDOM[10'hCD][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_observed = _RANDOM[10'hCD][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_st_dep_mask = {_RANDOM[10'hCD][31:25], _RANDOM[10'hCE][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_youngest_stq_idx = _RANDOM[10'hCE][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_forward_std_val = _RANDOM[10'hCE][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_11_bits_forward_stq_idx = _RANDOM[10'hCE][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_valid = _RANDOM[10'hD0][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_uopc = {_RANDOM[10'hD0][31:29], _RANDOM[10'hD1][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_inst = {_RANDOM[10'hD1][31:4], _RANDOM[10'hD2][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_debug_inst = {_RANDOM[10'hD2][31:4], _RANDOM[10'hD3][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_rvc = _RANDOM[10'hD3][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_debug_pc = {_RANDOM[10'hD3][31:5], _RANDOM[10'hD4][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_iq_type = _RANDOM[10'hD4][15:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_fu_code = _RANDOM[10'hD4][25:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_br_type = _RANDOM[10'hD4][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_op1_sel = _RANDOM[10'hD4][31:30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_op2_sel = _RANDOM[10'hD5][2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_imm_sel = _RANDOM[10'hD5][5:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_op_fcn = _RANDOM[10'hD5][9:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_fcn_dw = _RANDOM[10'hD5][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_csr_cmd = _RANDOM[10'hD5][13:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_is_load = _RANDOM[10'hD5][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_is_sta = _RANDOM[10'hD5][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ctrl_is_std = _RANDOM[10'hD5][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_iw_state = _RANDOM[10'hD5][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_iw_p1_poisoned = _RANDOM[10'hD5][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_iw_p2_poisoned = _RANDOM[10'hD5][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_br = _RANDOM[10'hD5][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_jalr = _RANDOM[10'hD5][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_jal = _RANDOM[10'hD5][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_sfb = _RANDOM[10'hD5][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_br_mask = {_RANDOM[10'hD5][31:25], _RANDOM[10'hD6][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_br_tag = _RANDOM[10'hD6][12:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ftq_idx = _RANDOM[10'hD6][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_edge_inst = _RANDOM[10'hD6][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_pc_lob = _RANDOM[10'hD6][24:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_taken = _RANDOM[10'hD6][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_imm_packed = {_RANDOM[10'hD6][31:26], _RANDOM[10'hD7][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_csr_addr = _RANDOM[10'hD7][25:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_rob_idx = {_RANDOM[10'hD7][31:26], _RANDOM[10'hD8][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ldq_idx = _RANDOM[10'hD8][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_stq_idx = _RANDOM[10'hD8][10:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_rxq_idx = _RANDOM[10'hD8][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_pdst = _RANDOM[10'hD8][19:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_prs1 = _RANDOM[10'hD8][26:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_prs2 = {_RANDOM[10'hD8][31:27], _RANDOM[10'hD9][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_prs3 = _RANDOM[10'hD9][8:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_prs1_busy = _RANDOM[10'hD9][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_prs2_busy = _RANDOM[10'hD9][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_prs3_busy = _RANDOM[10'hD9][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_stale_pdst = _RANDOM[10'hD9][24:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_exception = _RANDOM[10'hD9][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_exc_cause = {_RANDOM[10'hD9][31:26], _RANDOM[10'hDA], _RANDOM[10'hDB][25:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_bypassable = _RANDOM[10'hDB][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_mem_cmd = _RANDOM[10'hDB][31:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_mem_size = _RANDOM[10'hDC][1:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_mem_signed = _RANDOM[10'hDC][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_fence = _RANDOM[10'hDC][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_fencei = _RANDOM[10'hDC][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_amo = _RANDOM[10'hDC][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_uses_ldq = _RANDOM[10'hDC][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_uses_stq = _RANDOM[10'hDC][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_sys_pc2epc = _RANDOM[10'hDC][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_is_unique = _RANDOM[10'hDC][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_flush_on_commit = _RANDOM[10'hDC][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ldst_is_rs1 = _RANDOM[10'hDC][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ldst = _RANDOM[10'hDC][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_lrs1 = _RANDOM[10'hDC][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_lrs2 = _RANDOM[10'hDC][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_lrs3 = {_RANDOM[10'hDC][31:30], _RANDOM[10'hDD][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_ldst_val = _RANDOM[10'hDD][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_dst_rtype = _RANDOM[10'hDD][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_lrs1_rtype = _RANDOM[10'hDD][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_lrs2_rtype = _RANDOM[10'hDD][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_frs3_en = _RANDOM[10'hDD][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_fp_val = _RANDOM[10'hDD][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_fp_single = _RANDOM[10'hDD][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_xcpt_pf_if = _RANDOM[10'hDD][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_xcpt_ae_if = _RANDOM[10'hDD][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_xcpt_ma_if = _RANDOM[10'hDD][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_bp_debug_if = _RANDOM[10'hDD][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_bp_xcpt_if = _RANDOM[10'hDD][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_debug_fsrc = _RANDOM[10'hDD][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_uop_debug_tsrc = _RANDOM[10'hDD][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_addr_valid = _RANDOM[10'hDD][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_addr_bits = {_RANDOM[10'hDD][31:24], _RANDOM[10'hDE]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_addr_is_virtual = _RANDOM[10'hDF][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_addr_is_uncacheable = _RANDOM[10'hDF][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_executed = _RANDOM[10'hDF][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_succeeded = _RANDOM[10'hDF][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_order_fail = _RANDOM[10'hDF][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_observed = _RANDOM[10'hDF][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_st_dep_mask = _RANDOM[10'hDF][29:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_youngest_stq_idx = {_RANDOM[10'hDF][31:30], _RANDOM[10'hE0][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_forward_std_val = _RANDOM[10'hE0][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_12_bits_forward_stq_idx = _RANDOM[10'hE0][8:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_valid = _RANDOM[10'hE2][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_uopc = _RANDOM[10'hE2][16:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_inst = {_RANDOM[10'hE2][31:17], _RANDOM[10'hE3][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_debug_inst = {_RANDOM[10'hE3][31:17], _RANDOM[10'hE4][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_rvc = _RANDOM[10'hE4][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_debug_pc = {_RANDOM[10'hE4][31:18], _RANDOM[10'hE5][25:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_iq_type = _RANDOM[10'hE5][28:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_fu_code = {_RANDOM[10'hE5][31:29], _RANDOM[10'hE6][6:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_br_type = _RANDOM[10'hE6][10:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_op1_sel = _RANDOM[10'hE6][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_op2_sel = _RANDOM[10'hE6][15:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_imm_sel = _RANDOM[10'hE6][18:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_op_fcn = _RANDOM[10'hE6][22:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_fcn_dw = _RANDOM[10'hE6][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_csr_cmd = _RANDOM[10'hE6][26:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_is_load = _RANDOM[10'hE6][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_is_sta = _RANDOM[10'hE6][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ctrl_is_std = _RANDOM[10'hE6][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_iw_state = _RANDOM[10'hE6][31:30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_iw_p1_poisoned = _RANDOM[10'hE7][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_iw_p2_poisoned = _RANDOM[10'hE7][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_br = _RANDOM[10'hE7][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_jalr = _RANDOM[10'hE7][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_jal = _RANDOM[10'hE7][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_sfb = _RANDOM[10'hE7][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_br_mask = _RANDOM[10'hE7][21:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_br_tag = _RANDOM[10'hE7][25:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ftq_idx = _RANDOM[10'hE7][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_edge_inst = _RANDOM[10'hE7][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_pc_lob = _RANDOM[10'hE8][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_taken = _RANDOM[10'hE8][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_imm_packed = _RANDOM[10'hE8][26:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_csr_addr = {_RANDOM[10'hE8][31:27], _RANDOM[10'hE9][6:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_rob_idx = _RANDOM[10'hE9][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ldq_idx = _RANDOM[10'hE9][18:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_stq_idx = _RANDOM[10'hE9][23:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_rxq_idx = _RANDOM[10'hE9][25:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_pdst = {_RANDOM[10'hE9][31:26], _RANDOM[10'hEA][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_prs1 = _RANDOM[10'hEA][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_prs2 = _RANDOM[10'hEA][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_prs3 = _RANDOM[10'hEA][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_prs1_busy = _RANDOM[10'hEA][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_prs2_busy = _RANDOM[10'hEA][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_prs3_busy = _RANDOM[10'hEA][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_stale_pdst = {_RANDOM[10'hEA][31], _RANDOM[10'hEB][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_exception = _RANDOM[10'hEB][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_exc_cause = {_RANDOM[10'hEB][31:7], _RANDOM[10'hEC], _RANDOM[10'hED][6:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_bypassable = _RANDOM[10'hED][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_mem_cmd = _RANDOM[10'hED][12:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_mem_size = _RANDOM[10'hED][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_mem_signed = _RANDOM[10'hED][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_fence = _RANDOM[10'hED][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_fencei = _RANDOM[10'hED][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_amo = _RANDOM[10'hED][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_uses_ldq = _RANDOM[10'hED][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_uses_stq = _RANDOM[10'hED][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_sys_pc2epc = _RANDOM[10'hED][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_is_unique = _RANDOM[10'hED][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_flush_on_commit = _RANDOM[10'hED][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ldst_is_rs1 = _RANDOM[10'hED][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ldst = _RANDOM[10'hED][30:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_lrs1 = {_RANDOM[10'hED][31], _RANDOM[10'hEE][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_lrs2 = _RANDOM[10'hEE][10:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_lrs3 = _RANDOM[10'hEE][16:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_ldst_val = _RANDOM[10'hEE][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_dst_rtype = _RANDOM[10'hEE][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_lrs1_rtype = _RANDOM[10'hEE][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_lrs2_rtype = _RANDOM[10'hEE][23:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_frs3_en = _RANDOM[10'hEE][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_fp_val = _RANDOM[10'hEE][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_fp_single = _RANDOM[10'hEE][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_xcpt_pf_if = _RANDOM[10'hEE][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_xcpt_ae_if = _RANDOM[10'hEE][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_xcpt_ma_if = _RANDOM[10'hEE][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_bp_debug_if = _RANDOM[10'hEE][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_bp_xcpt_if = _RANDOM[10'hEE][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_debug_fsrc = _RANDOM[10'hEF][1:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_uop_debug_tsrc = _RANDOM[10'hEF][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_addr_valid = _RANDOM[10'hEF][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_addr_bits = {_RANDOM[10'hEF][31:5], _RANDOM[10'hF0][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_addr_is_virtual = _RANDOM[10'hF0][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_addr_is_uncacheable = _RANDOM[10'hF0][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_executed = _RANDOM[10'hF0][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_succeeded = _RANDOM[10'hF0][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_order_fail = _RANDOM[10'hF0][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_observed = _RANDOM[10'hF0][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_st_dep_mask = {_RANDOM[10'hF0][31:19], _RANDOM[10'hF1][10:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_youngest_stq_idx = _RANDOM[10'hF1][15:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_forward_std_val = _RANDOM[10'hF1][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_13_bits_forward_stq_idx = _RANDOM[10'hF1][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_valid = _RANDOM[10'hF3][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_uopc = _RANDOM[10'hF3][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_inst = {_RANDOM[10'hF3][31:30], _RANDOM[10'hF4][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_debug_inst = {_RANDOM[10'hF4][31:30], _RANDOM[10'hF5][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_rvc = _RANDOM[10'hF5][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_debug_pc = {_RANDOM[10'hF5][31], _RANDOM[10'hF6], _RANDOM[10'hF7][6:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_iq_type = _RANDOM[10'hF7][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_fu_code = _RANDOM[10'hF7][19:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_br_type = _RANDOM[10'hF7][23:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_op1_sel = _RANDOM[10'hF7][25:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_op2_sel = _RANDOM[10'hF7][28:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_imm_sel = _RANDOM[10'hF7][31:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_op_fcn = _RANDOM[10'hF8][3:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_fcn_dw = _RANDOM[10'hF8][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_csr_cmd = _RANDOM[10'hF8][7:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_is_load = _RANDOM[10'hF8][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_is_sta = _RANDOM[10'hF8][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ctrl_is_std = _RANDOM[10'hF8][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_iw_state = _RANDOM[10'hF8][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_iw_p1_poisoned = _RANDOM[10'hF8][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_iw_p2_poisoned = _RANDOM[10'hF8][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_br = _RANDOM[10'hF8][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_jalr = _RANDOM[10'hF8][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_jal = _RANDOM[10'hF8][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_sfb = _RANDOM[10'hF8][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_br_mask = {_RANDOM[10'hF8][31:19], _RANDOM[10'hF9][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_br_tag = _RANDOM[10'hF9][6:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ftq_idx = _RANDOM[10'hF9][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_edge_inst = _RANDOM[10'hF9][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_pc_lob = _RANDOM[10'hF9][18:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_taken = _RANDOM[10'hF9][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_imm_packed = {_RANDOM[10'hF9][31:20], _RANDOM[10'hFA][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_csr_addr = _RANDOM[10'hFA][19:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_rob_idx = _RANDOM[10'hFA][26:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ldq_idx = _RANDOM[10'hFA][31:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_stq_idx = _RANDOM[10'hFB][4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_rxq_idx = _RANDOM[10'hFB][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_pdst = _RANDOM[10'hFB][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_prs1 = _RANDOM[10'hFB][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_prs2 = _RANDOM[10'hFB][27:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_prs3 = {_RANDOM[10'hFB][31:28], _RANDOM[10'hFC][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_prs1_busy = _RANDOM[10'hFC][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_prs2_busy = _RANDOM[10'hFC][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_prs3_busy = _RANDOM[10'hFC][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_stale_pdst = _RANDOM[10'hFC][18:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_exception = _RANDOM[10'hFC][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_exc_cause = {_RANDOM[10'hFC][31:20], _RANDOM[10'hFD], _RANDOM[10'hFE][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_bypassable = _RANDOM[10'hFE][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_mem_cmd = _RANDOM[10'hFE][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_mem_size = _RANDOM[10'hFE][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_mem_signed = _RANDOM[10'hFE][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_fence = _RANDOM[10'hFE][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_fencei = _RANDOM[10'hFE][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_amo = _RANDOM[10'hFE][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_uses_ldq = _RANDOM[10'hFF][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_uses_stq = _RANDOM[10'hFF][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_sys_pc2epc = _RANDOM[10'hFF][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_is_unique = _RANDOM[10'hFF][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_flush_on_commit = _RANDOM[10'hFF][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ldst_is_rs1 = _RANDOM[10'hFF][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ldst = _RANDOM[10'hFF][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_lrs1 = _RANDOM[10'hFF][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_lrs2 = _RANDOM[10'hFF][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_lrs3 = _RANDOM[10'hFF][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_ldst_val = _RANDOM[10'hFF][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_dst_rtype = {_RANDOM[10'hFF][31], _RANDOM[10'h100][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_lrs1_rtype = _RANDOM[10'h100][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_lrs2_rtype = _RANDOM[10'h100][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_frs3_en = _RANDOM[10'h100][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_fp_val = _RANDOM[10'h100][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_fp_single = _RANDOM[10'h100][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_xcpt_pf_if = _RANDOM[10'h100][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_xcpt_ae_if = _RANDOM[10'h100][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_xcpt_ma_if = _RANDOM[10'h100][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_bp_debug_if = _RANDOM[10'h100][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_bp_xcpt_if = _RANDOM[10'h100][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_debug_fsrc = _RANDOM[10'h100][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_uop_debug_tsrc = _RANDOM[10'h100][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_addr_valid = _RANDOM[10'h100][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_addr_bits = {_RANDOM[10'h100][31:18], _RANDOM[10'h101][25:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_addr_is_virtual = _RANDOM[10'h101][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_addr_is_uncacheable = _RANDOM[10'h101][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_executed = _RANDOM[10'h101][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_succeeded = _RANDOM[10'h101][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_order_fail = _RANDOM[10'h101][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_observed = _RANDOM[10'h101][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_st_dep_mask = _RANDOM[10'h102][23:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_youngest_stq_idx = _RANDOM[10'h102][28:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_forward_std_val = _RANDOM[10'h102][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_14_bits_forward_stq_idx = {_RANDOM[10'h102][31:30], _RANDOM[10'h103][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_valid = _RANDOM[10'h105][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_uopc = _RANDOM[10'h105][10:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_inst = {_RANDOM[10'h105][31:11], _RANDOM[10'h106][10:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_debug_inst = {_RANDOM[10'h106][31:11], _RANDOM[10'h107][10:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_rvc = _RANDOM[10'h107][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_debug_pc = {_RANDOM[10'h107][31:12], _RANDOM[10'h108][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_iq_type = _RANDOM[10'h108][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_fu_code = {_RANDOM[10'h108][31:23], _RANDOM[10'h109][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_br_type = _RANDOM[10'h109][4:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_op1_sel = _RANDOM[10'h109][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_op2_sel = _RANDOM[10'h109][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_imm_sel = _RANDOM[10'h109][12:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_op_fcn = _RANDOM[10'h109][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_fcn_dw = _RANDOM[10'h109][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_csr_cmd = _RANDOM[10'h109][20:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_is_load = _RANDOM[10'h109][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_is_sta = _RANDOM[10'h109][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ctrl_is_std = _RANDOM[10'h109][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_iw_state = _RANDOM[10'h109][25:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_iw_p1_poisoned = _RANDOM[10'h109][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_iw_p2_poisoned = _RANDOM[10'h109][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_br = _RANDOM[10'h109][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_jalr = _RANDOM[10'h109][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_jal = _RANDOM[10'h109][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_sfb = _RANDOM[10'h109][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_br_mask = _RANDOM[10'h10A][15:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_br_tag = _RANDOM[10'h10A][19:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ftq_idx = _RANDOM[10'h10A][24:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_edge_inst = _RANDOM[10'h10A][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_pc_lob = _RANDOM[10'h10A][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_taken = _RANDOM[10'h10B][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_imm_packed = _RANDOM[10'h10B][20:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_csr_addr = {_RANDOM[10'h10B][31:21], _RANDOM[10'h10C][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_rob_idx = _RANDOM[10'h10C][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ldq_idx = _RANDOM[10'h10C][12:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_stq_idx = _RANDOM[10'h10C][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_rxq_idx = _RANDOM[10'h10C][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_pdst = _RANDOM[10'h10C][26:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_prs1 = {_RANDOM[10'h10C][31:27], _RANDOM[10'h10D][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_prs2 = _RANDOM[10'h10D][8:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_prs3 = _RANDOM[10'h10D][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_prs1_busy = _RANDOM[10'h10D][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_prs2_busy = _RANDOM[10'h10D][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_prs3_busy = _RANDOM[10'h10D][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_stale_pdst = _RANDOM[10'h10D][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_exception = _RANDOM[10'h10E][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_exc_cause = {_RANDOM[10'h10E][31:1], _RANDOM[10'h10F], _RANDOM[10'h110][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_bypassable = _RANDOM[10'h110][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_mem_cmd = _RANDOM[10'h110][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_mem_size = _RANDOM[10'h110][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_mem_signed = _RANDOM[10'h110][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_fence = _RANDOM[10'h110][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_fencei = _RANDOM[10'h110][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_amo = _RANDOM[10'h110][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_uses_ldq = _RANDOM[10'h110][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_uses_stq = _RANDOM[10'h110][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_sys_pc2epc = _RANDOM[10'h110][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_is_unique = _RANDOM[10'h110][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_flush_on_commit = _RANDOM[10'h110][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ldst_is_rs1 = _RANDOM[10'h110][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ldst = _RANDOM[10'h110][24:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_lrs1 = _RANDOM[10'h110][30:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_lrs2 = {_RANDOM[10'h110][31], _RANDOM[10'h111][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_lrs3 = _RANDOM[10'h111][10:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_ldst_val = _RANDOM[10'h111][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_dst_rtype = _RANDOM[10'h111][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_lrs1_rtype = _RANDOM[10'h111][15:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_lrs2_rtype = _RANDOM[10'h111][17:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_frs3_en = _RANDOM[10'h111][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_fp_val = _RANDOM[10'h111][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_fp_single = _RANDOM[10'h111][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_xcpt_pf_if = _RANDOM[10'h111][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_xcpt_ae_if = _RANDOM[10'h111][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_xcpt_ma_if = _RANDOM[10'h111][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_bp_debug_if = _RANDOM[10'h111][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_bp_xcpt_if = _RANDOM[10'h111][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_debug_fsrc = _RANDOM[10'h111][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_uop_debug_tsrc = _RANDOM[10'h111][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_addr_valid = _RANDOM[10'h111][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_addr_bits = {_RANDOM[10'h111][31], _RANDOM[10'h112], _RANDOM[10'h113][6:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_addr_is_virtual = _RANDOM[10'h113][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_addr_is_uncacheable = _RANDOM[10'h113][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_executed = _RANDOM[10'h113][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_succeeded = _RANDOM[10'h113][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_order_fail = _RANDOM[10'h113][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_observed = _RANDOM[10'h113][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_st_dep_mask = {_RANDOM[10'h113][31:13], _RANDOM[10'h114][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_youngest_stq_idx = _RANDOM[10'h114][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_forward_std_val = _RANDOM[10'h114][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_15_bits_forward_stq_idx = _RANDOM[10'h114][15:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_valid = _RANDOM[10'h116][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_uopc = _RANDOM[10'h116][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_inst = {_RANDOM[10'h116][31:24], _RANDOM[10'h117][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_debug_inst = {_RANDOM[10'h117][31:24], _RANDOM[10'h118][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_rvc = _RANDOM[10'h118][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_debug_pc = {_RANDOM[10'h118][31:25], _RANDOM[10'h119], _RANDOM[10'h11A][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_iq_type = _RANDOM[10'h11A][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_fu_code = _RANDOM[10'h11A][13:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_br_type = _RANDOM[10'h11A][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_op1_sel = _RANDOM[10'h11A][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_op2_sel = _RANDOM[10'h11A][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_imm_sel = _RANDOM[10'h11A][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_op_fcn = _RANDOM[10'h11A][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_fcn_dw = _RANDOM[10'h11A][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_csr_cmd = {_RANDOM[10'h11A][31], _RANDOM[10'h11B][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_is_load = _RANDOM[10'h11B][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_is_sta = _RANDOM[10'h11B][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ctrl_is_std = _RANDOM[10'h11B][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_iw_state = _RANDOM[10'h11B][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_iw_p1_poisoned = _RANDOM[10'h11B][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_iw_p2_poisoned = _RANDOM[10'h11B][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_br = _RANDOM[10'h11B][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_jalr = _RANDOM[10'h11B][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_jal = _RANDOM[10'h11B][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_sfb = _RANDOM[10'h11B][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_br_mask = _RANDOM[10'h11B][28:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_br_tag = {_RANDOM[10'h11B][31:29], _RANDOM[10'h11C][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ftq_idx = _RANDOM[10'h11C][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_edge_inst = _RANDOM[10'h11C][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_pc_lob = _RANDOM[10'h11C][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_taken = _RANDOM[10'h11C][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_imm_packed = {_RANDOM[10'h11C][31:14], _RANDOM[10'h11D][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_csr_addr = _RANDOM[10'h11D][13:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_rob_idx = _RANDOM[10'h11D][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ldq_idx = _RANDOM[10'h11D][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_stq_idx = _RANDOM[10'h11D][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_rxq_idx = {_RANDOM[10'h11D][31], _RANDOM[10'h11E][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_pdst = _RANDOM[10'h11E][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_prs1 = _RANDOM[10'h11E][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_prs2 = _RANDOM[10'h11E][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_prs3 = _RANDOM[10'h11E][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_prs1_busy = _RANDOM[10'h11F][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_prs2_busy = _RANDOM[10'h11F][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_prs3_busy = _RANDOM[10'h11F][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_stale_pdst = _RANDOM[10'h11F][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_exception = _RANDOM[10'h11F][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_exc_cause = {_RANDOM[10'h11F][31:14], _RANDOM[10'h120], _RANDOM[10'h121][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_bypassable = _RANDOM[10'h121][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_mem_cmd = _RANDOM[10'h121][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_mem_size = _RANDOM[10'h121][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_mem_signed = _RANDOM[10'h121][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_fence = _RANDOM[10'h121][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_fencei = _RANDOM[10'h121][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_amo = _RANDOM[10'h121][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_uses_ldq = _RANDOM[10'h121][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_uses_stq = _RANDOM[10'h121][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_sys_pc2epc = _RANDOM[10'h121][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_is_unique = _RANDOM[10'h121][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_flush_on_commit = _RANDOM[10'h121][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ldst_is_rs1 = _RANDOM[10'h121][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ldst = _RANDOM[10'h122][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_lrs1 = _RANDOM[10'h122][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_lrs2 = _RANDOM[10'h122][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_lrs3 = _RANDOM[10'h122][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_ldst_val = _RANDOM[10'h122][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_dst_rtype = _RANDOM[10'h122][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_lrs1_rtype = _RANDOM[10'h122][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_lrs2_rtype = _RANDOM[10'h122][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_frs3_en = _RANDOM[10'h122][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_fp_val = _RANDOM[10'h123][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_fp_single = _RANDOM[10'h123][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_xcpt_pf_if = _RANDOM[10'h123][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_xcpt_ae_if = _RANDOM[10'h123][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_xcpt_ma_if = _RANDOM[10'h123][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_bp_debug_if = _RANDOM[10'h123][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_bp_xcpt_if = _RANDOM[10'h123][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_debug_fsrc = _RANDOM[10'h123][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_uop_debug_tsrc = _RANDOM[10'h123][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_addr_valid = _RANDOM[10'h123][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_addr_bits = {_RANDOM[10'h123][31:12], _RANDOM[10'h124][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_addr_is_virtual = _RANDOM[10'h124][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_addr_is_uncacheable = _RANDOM[10'h124][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_executed = _RANDOM[10'h124][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_succeeded = _RANDOM[10'h124][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_order_fail = _RANDOM[10'h124][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_observed = _RANDOM[10'h124][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_st_dep_mask = {_RANDOM[10'h124][31:26], _RANDOM[10'h125][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_youngest_stq_idx = _RANDOM[10'h125][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_forward_std_val = _RANDOM[10'h125][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_16_bits_forward_stq_idx = _RANDOM[10'h125][28:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_valid = _RANDOM[10'h127][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_uopc = {_RANDOM[10'h127][31:30], _RANDOM[10'h128][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_inst = {_RANDOM[10'h128][31:5], _RANDOM[10'h129][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_debug_inst = {_RANDOM[10'h129][31:5], _RANDOM[10'h12A][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_rvc = _RANDOM[10'h12A][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_debug_pc = {_RANDOM[10'h12A][31:6], _RANDOM[10'h12B][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_iq_type = _RANDOM[10'h12B][16:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_fu_code = _RANDOM[10'h12B][26:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_br_type = _RANDOM[10'h12B][30:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_op1_sel = {_RANDOM[10'h12B][31], _RANDOM[10'h12C][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_op2_sel = _RANDOM[10'h12C][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_imm_sel = _RANDOM[10'h12C][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_op_fcn = _RANDOM[10'h12C][10:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_fcn_dw = _RANDOM[10'h12C][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_csr_cmd = _RANDOM[10'h12C][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_is_load = _RANDOM[10'h12C][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_is_sta = _RANDOM[10'h12C][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ctrl_is_std = _RANDOM[10'h12C][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_iw_state = _RANDOM[10'h12C][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_iw_p1_poisoned = _RANDOM[10'h12C][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_iw_p2_poisoned = _RANDOM[10'h12C][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_br = _RANDOM[10'h12C][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_jalr = _RANDOM[10'h12C][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_jal = _RANDOM[10'h12C][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_sfb = _RANDOM[10'h12C][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_br_mask = {_RANDOM[10'h12C][31:26], _RANDOM[10'h12D][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_br_tag = _RANDOM[10'h12D][13:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ftq_idx = _RANDOM[10'h12D][18:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_edge_inst = _RANDOM[10'h12D][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_pc_lob = _RANDOM[10'h12D][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_taken = _RANDOM[10'h12D][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_imm_packed = {_RANDOM[10'h12D][31:27], _RANDOM[10'h12E][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_csr_addr = _RANDOM[10'h12E][26:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_rob_idx = {_RANDOM[10'h12E][31:27], _RANDOM[10'h12F][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ldq_idx = _RANDOM[10'h12F][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_stq_idx = _RANDOM[10'h12F][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_rxq_idx = _RANDOM[10'h12F][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_pdst = _RANDOM[10'h12F][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_prs1 = _RANDOM[10'h12F][27:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_prs2 = {_RANDOM[10'h12F][31:28], _RANDOM[10'h130][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_prs3 = _RANDOM[10'h130][9:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_prs1_busy = _RANDOM[10'h130][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_prs2_busy = _RANDOM[10'h130][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_prs3_busy = _RANDOM[10'h130][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_stale_pdst = _RANDOM[10'h130][25:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_exception = _RANDOM[10'h130][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_exc_cause = {_RANDOM[10'h130][31:27], _RANDOM[10'h131], _RANDOM[10'h132][26:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_bypassable = _RANDOM[10'h132][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_mem_cmd = {_RANDOM[10'h132][31:28], _RANDOM[10'h133][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_mem_size = _RANDOM[10'h133][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_mem_signed = _RANDOM[10'h133][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_fence = _RANDOM[10'h133][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_fencei = _RANDOM[10'h133][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_amo = _RANDOM[10'h133][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_uses_ldq = _RANDOM[10'h133][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_uses_stq = _RANDOM[10'h133][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_sys_pc2epc = _RANDOM[10'h133][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_is_unique = _RANDOM[10'h133][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_flush_on_commit = _RANDOM[10'h133][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ldst_is_rs1 = _RANDOM[10'h133][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ldst = _RANDOM[10'h133][18:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_lrs1 = _RANDOM[10'h133][24:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_lrs2 = _RANDOM[10'h133][30:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_lrs3 = {_RANDOM[10'h133][31], _RANDOM[10'h134][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_ldst_val = _RANDOM[10'h134][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_dst_rtype = _RANDOM[10'h134][7:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_lrs1_rtype = _RANDOM[10'h134][9:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_lrs2_rtype = _RANDOM[10'h134][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_frs3_en = _RANDOM[10'h134][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_fp_val = _RANDOM[10'h134][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_fp_single = _RANDOM[10'h134][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_xcpt_pf_if = _RANDOM[10'h134][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_xcpt_ae_if = _RANDOM[10'h134][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_xcpt_ma_if = _RANDOM[10'h134][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_bp_debug_if = _RANDOM[10'h134][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_bp_xcpt_if = _RANDOM[10'h134][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_debug_fsrc = _RANDOM[10'h134][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_uop_debug_tsrc = _RANDOM[10'h134][23:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_addr_valid = _RANDOM[10'h134][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_addr_bits = {_RANDOM[10'h134][31:25], _RANDOM[10'h135], _RANDOM[10'h136][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_addr_is_virtual = _RANDOM[10'h136][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_addr_is_uncacheable = _RANDOM[10'h136][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_executed = _RANDOM[10'h136][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_succeeded = _RANDOM[10'h136][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_order_fail = _RANDOM[10'h136][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_observed = _RANDOM[10'h136][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_st_dep_mask = _RANDOM[10'h136][30:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_youngest_stq_idx = {_RANDOM[10'h136][31], _RANDOM[10'h137][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_forward_std_val = _RANDOM[10'h137][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_17_bits_forward_stq_idx = _RANDOM[10'h137][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_valid = _RANDOM[10'h139][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_uopc = _RANDOM[10'h139][17:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_inst = {_RANDOM[10'h139][31:18], _RANDOM[10'h13A][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_debug_inst = {_RANDOM[10'h13A][31:18], _RANDOM[10'h13B][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_rvc = _RANDOM[10'h13B][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_debug_pc = {_RANDOM[10'h13B][31:19], _RANDOM[10'h13C][26:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_iq_type = _RANDOM[10'h13C][29:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_fu_code = {_RANDOM[10'h13C][31:30], _RANDOM[10'h13D][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_br_type = _RANDOM[10'h13D][11:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_op1_sel = _RANDOM[10'h13D][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_op2_sel = _RANDOM[10'h13D][16:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_imm_sel = _RANDOM[10'h13D][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_op_fcn = _RANDOM[10'h13D][23:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_fcn_dw = _RANDOM[10'h13D][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_csr_cmd = _RANDOM[10'h13D][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_is_load = _RANDOM[10'h13D][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_is_sta = _RANDOM[10'h13D][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ctrl_is_std = _RANDOM[10'h13D][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_iw_state = {_RANDOM[10'h13D][31], _RANDOM[10'h13E][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_iw_p1_poisoned = _RANDOM[10'h13E][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_iw_p2_poisoned = _RANDOM[10'h13E][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_br = _RANDOM[10'h13E][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_jalr = _RANDOM[10'h13E][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_jal = _RANDOM[10'h13E][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_sfb = _RANDOM[10'h13E][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_br_mask = _RANDOM[10'h13E][22:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_br_tag = _RANDOM[10'h13E][26:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ftq_idx = _RANDOM[10'h13E][31:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_edge_inst = _RANDOM[10'h13F][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_pc_lob = _RANDOM[10'h13F][6:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_taken = _RANDOM[10'h13F][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_imm_packed = _RANDOM[10'h13F][27:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_csr_addr = {_RANDOM[10'h13F][31:28], _RANDOM[10'h140][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_rob_idx = _RANDOM[10'h140][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ldq_idx = _RANDOM[10'h140][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_stq_idx = _RANDOM[10'h140][24:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_rxq_idx = _RANDOM[10'h140][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_pdst = {_RANDOM[10'h140][31:27], _RANDOM[10'h141][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_prs1 = _RANDOM[10'h141][8:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_prs2 = _RANDOM[10'h141][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_prs3 = _RANDOM[10'h141][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_prs1_busy = _RANDOM[10'h141][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_prs2_busy = _RANDOM[10'h141][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_prs3_busy = _RANDOM[10'h141][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_stale_pdst = _RANDOM[10'h142][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_exception = _RANDOM[10'h142][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_exc_cause = {_RANDOM[10'h142][31:8], _RANDOM[10'h143], _RANDOM[10'h144][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_bypassable = _RANDOM[10'h144][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_mem_cmd = _RANDOM[10'h144][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_mem_size = _RANDOM[10'h144][15:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_mem_signed = _RANDOM[10'h144][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_fence = _RANDOM[10'h144][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_fencei = _RANDOM[10'h144][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_amo = _RANDOM[10'h144][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_uses_ldq = _RANDOM[10'h144][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_uses_stq = _RANDOM[10'h144][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_sys_pc2epc = _RANDOM[10'h144][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_is_unique = _RANDOM[10'h144][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_flush_on_commit = _RANDOM[10'h144][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ldst_is_rs1 = _RANDOM[10'h144][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ldst = _RANDOM[10'h144][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_lrs1 = _RANDOM[10'h145][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_lrs2 = _RANDOM[10'h145][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_lrs3 = _RANDOM[10'h145][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_ldst_val = _RANDOM[10'h145][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_dst_rtype = _RANDOM[10'h145][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_lrs1_rtype = _RANDOM[10'h145][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_lrs2_rtype = _RANDOM[10'h145][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_frs3_en = _RANDOM[10'h145][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_fp_val = _RANDOM[10'h145][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_fp_single = _RANDOM[10'h145][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_xcpt_pf_if = _RANDOM[10'h145][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_xcpt_ae_if = _RANDOM[10'h145][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_xcpt_ma_if = _RANDOM[10'h145][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_bp_debug_if = _RANDOM[10'h145][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_bp_xcpt_if = _RANDOM[10'h146][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_debug_fsrc = _RANDOM[10'h146][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_uop_debug_tsrc = _RANDOM[10'h146][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_addr_valid = _RANDOM[10'h146][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_addr_bits = {_RANDOM[10'h146][31:6], _RANDOM[10'h147][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_addr_is_virtual = _RANDOM[10'h147][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_addr_is_uncacheable = _RANDOM[10'h147][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_executed = _RANDOM[10'h147][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_succeeded = _RANDOM[10'h147][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_order_fail = _RANDOM[10'h147][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_observed = _RANDOM[10'h147][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_st_dep_mask = {_RANDOM[10'h147][31:20], _RANDOM[10'h148][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_youngest_stq_idx = _RANDOM[10'h148][16:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_forward_std_val = _RANDOM[10'h148][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_18_bits_forward_stq_idx = _RANDOM[10'h148][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_valid = _RANDOM[10'h14A][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_uopc = _RANDOM[10'h14A][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_inst = {_RANDOM[10'h14A][31], _RANDOM[10'h14B][30:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_debug_inst = {_RANDOM[10'h14B][31], _RANDOM[10'h14C][30:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_rvc = _RANDOM[10'h14C][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_debug_pc = {_RANDOM[10'h14D], _RANDOM[10'h14E][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_iq_type = _RANDOM[10'h14E][10:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_fu_code = _RANDOM[10'h14E][20:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_br_type = _RANDOM[10'h14E][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_op1_sel = _RANDOM[10'h14E][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_op2_sel = _RANDOM[10'h14E][29:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_imm_sel = {_RANDOM[10'h14E][31:30], _RANDOM[10'h14F][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_op_fcn = _RANDOM[10'h14F][4:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_fcn_dw = _RANDOM[10'h14F][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_csr_cmd = _RANDOM[10'h14F][8:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_is_load = _RANDOM[10'h14F][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_is_sta = _RANDOM[10'h14F][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ctrl_is_std = _RANDOM[10'h14F][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_iw_state = _RANDOM[10'h14F][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_iw_p1_poisoned = _RANDOM[10'h14F][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_iw_p2_poisoned = _RANDOM[10'h14F][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_br = _RANDOM[10'h14F][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_jalr = _RANDOM[10'h14F][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_jal = _RANDOM[10'h14F][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_sfb = _RANDOM[10'h14F][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_br_mask = {_RANDOM[10'h14F][31:20], _RANDOM[10'h150][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_br_tag = _RANDOM[10'h150][7:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ftq_idx = _RANDOM[10'h150][12:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_edge_inst = _RANDOM[10'h150][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_pc_lob = _RANDOM[10'h150][19:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_taken = _RANDOM[10'h150][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_imm_packed = {_RANDOM[10'h150][31:21], _RANDOM[10'h151][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_csr_addr = _RANDOM[10'h151][20:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_rob_idx = _RANDOM[10'h151][27:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ldq_idx = {_RANDOM[10'h151][31:28], _RANDOM[10'h152][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_stq_idx = _RANDOM[10'h152][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_rxq_idx = _RANDOM[10'h152][7:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_pdst = _RANDOM[10'h152][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_prs1 = _RANDOM[10'h152][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_prs2 = _RANDOM[10'h152][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_prs3 = {_RANDOM[10'h152][31:29], _RANDOM[10'h153][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_prs1_busy = _RANDOM[10'h153][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_prs2_busy = _RANDOM[10'h153][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_prs3_busy = _RANDOM[10'h153][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_stale_pdst = _RANDOM[10'h153][19:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_exception = _RANDOM[10'h153][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_exc_cause = {_RANDOM[10'h153][31:21], _RANDOM[10'h154], _RANDOM[10'h155][20:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_bypassable = _RANDOM[10'h155][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_mem_cmd = _RANDOM[10'h155][26:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_mem_size = _RANDOM[10'h155][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_mem_signed = _RANDOM[10'h155][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_fence = _RANDOM[10'h155][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_fencei = _RANDOM[10'h155][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_amo = _RANDOM[10'h156][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_uses_ldq = _RANDOM[10'h156][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_uses_stq = _RANDOM[10'h156][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_sys_pc2epc = _RANDOM[10'h156][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_is_unique = _RANDOM[10'h156][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_flush_on_commit = _RANDOM[10'h156][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ldst_is_rs1 = _RANDOM[10'h156][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ldst = _RANDOM[10'h156][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_lrs1 = _RANDOM[10'h156][18:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_lrs2 = _RANDOM[10'h156][24:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_lrs3 = _RANDOM[10'h156][30:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_ldst_val = _RANDOM[10'h156][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_dst_rtype = _RANDOM[10'h157][1:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_lrs1_rtype = _RANDOM[10'h157][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_lrs2_rtype = _RANDOM[10'h157][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_frs3_en = _RANDOM[10'h157][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_fp_val = _RANDOM[10'h157][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_fp_single = _RANDOM[10'h157][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_xcpt_pf_if = _RANDOM[10'h157][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_xcpt_ae_if = _RANDOM[10'h157][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_xcpt_ma_if = _RANDOM[10'h157][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_bp_debug_if = _RANDOM[10'h157][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_bp_xcpt_if = _RANDOM[10'h157][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_debug_fsrc = _RANDOM[10'h157][15:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_uop_debug_tsrc = _RANDOM[10'h157][17:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_addr_valid = _RANDOM[10'h157][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_addr_bits = {_RANDOM[10'h157][31:19], _RANDOM[10'h158][26:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_addr_is_virtual = _RANDOM[10'h158][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_addr_is_uncacheable = _RANDOM[10'h158][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_executed = _RANDOM[10'h158][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_succeeded = _RANDOM[10'h158][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_order_fail = _RANDOM[10'h158][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_observed = _RANDOM[10'h159][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_st_dep_mask = _RANDOM[10'h159][24:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_youngest_stq_idx = _RANDOM[10'h159][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_forward_std_val = _RANDOM[10'h159][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_19_bits_forward_stq_idx = {_RANDOM[10'h159][31], _RANDOM[10'h15A][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_valid = _RANDOM[10'h15C][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_uopc = _RANDOM[10'h15C][11:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_inst = {_RANDOM[10'h15C][31:12], _RANDOM[10'h15D][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_debug_inst = {_RANDOM[10'h15D][31:12], _RANDOM[10'h15E][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_rvc = _RANDOM[10'h15E][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_debug_pc = {_RANDOM[10'h15E][31:13], _RANDOM[10'h15F][20:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_iq_type = _RANDOM[10'h15F][23:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_fu_code = {_RANDOM[10'h15F][31:24], _RANDOM[10'h160][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_br_type = _RANDOM[10'h160][5:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_op1_sel = _RANDOM[10'h160][7:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_op2_sel = _RANDOM[10'h160][10:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_imm_sel = _RANDOM[10'h160][13:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_op_fcn = _RANDOM[10'h160][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_fcn_dw = _RANDOM[10'h160][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_csr_cmd = _RANDOM[10'h160][21:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_is_load = _RANDOM[10'h160][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_is_sta = _RANDOM[10'h160][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ctrl_is_std = _RANDOM[10'h160][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_iw_state = _RANDOM[10'h160][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_iw_p1_poisoned = _RANDOM[10'h160][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_iw_p2_poisoned = _RANDOM[10'h160][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_br = _RANDOM[10'h160][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_jalr = _RANDOM[10'h160][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_jal = _RANDOM[10'h160][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_sfb = _RANDOM[10'h161][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_br_mask = _RANDOM[10'h161][16:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_br_tag = _RANDOM[10'h161][20:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ftq_idx = _RANDOM[10'h161][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_edge_inst = _RANDOM[10'h161][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_pc_lob = {_RANDOM[10'h161][31:27], _RANDOM[10'h162][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_taken = _RANDOM[10'h162][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_imm_packed = _RANDOM[10'h162][21:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_csr_addr = {_RANDOM[10'h162][31:22], _RANDOM[10'h163][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_rob_idx = _RANDOM[10'h163][8:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ldq_idx = _RANDOM[10'h163][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_stq_idx = _RANDOM[10'h163][18:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_rxq_idx = _RANDOM[10'h163][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_pdst = _RANDOM[10'h163][27:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_prs1 = {_RANDOM[10'h163][31:28], _RANDOM[10'h164][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_prs2 = _RANDOM[10'h164][9:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_prs3 = _RANDOM[10'h164][16:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_prs1_busy = _RANDOM[10'h164][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_prs2_busy = _RANDOM[10'h164][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_prs3_busy = _RANDOM[10'h164][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_stale_pdst = {_RANDOM[10'h164][31:26], _RANDOM[10'h165][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_exception = _RANDOM[10'h165][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_exc_cause = {_RANDOM[10'h165][31:2], _RANDOM[10'h166], _RANDOM[10'h167][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_bypassable = _RANDOM[10'h167][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_mem_cmd = _RANDOM[10'h167][7:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_mem_size = _RANDOM[10'h167][9:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_mem_signed = _RANDOM[10'h167][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_fence = _RANDOM[10'h167][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_fencei = _RANDOM[10'h167][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_amo = _RANDOM[10'h167][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_uses_ldq = _RANDOM[10'h167][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_uses_stq = _RANDOM[10'h167][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_sys_pc2epc = _RANDOM[10'h167][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_is_unique = _RANDOM[10'h167][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_flush_on_commit = _RANDOM[10'h167][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ldst_is_rs1 = _RANDOM[10'h167][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ldst = _RANDOM[10'h167][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_lrs1 = _RANDOM[10'h167][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_lrs2 = _RANDOM[10'h168][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_lrs3 = _RANDOM[10'h168][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_ldst_val = _RANDOM[10'h168][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_dst_rtype = _RANDOM[10'h168][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_lrs1_rtype = _RANDOM[10'h168][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_lrs2_rtype = _RANDOM[10'h168][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_frs3_en = _RANDOM[10'h168][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_fp_val = _RANDOM[10'h168][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_fp_single = _RANDOM[10'h168][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_xcpt_pf_if = _RANDOM[10'h168][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_xcpt_ae_if = _RANDOM[10'h168][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_xcpt_ma_if = _RANDOM[10'h168][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_bp_debug_if = _RANDOM[10'h168][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_bp_xcpt_if = _RANDOM[10'h168][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_debug_fsrc = _RANDOM[10'h168][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_uop_debug_tsrc = _RANDOM[10'h168][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_addr_valid = _RANDOM[10'h168][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_addr_bits = {_RANDOM[10'h169], _RANDOM[10'h16A][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_addr_is_virtual = _RANDOM[10'h16A][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_addr_is_uncacheable = _RANDOM[10'h16A][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_executed = _RANDOM[10'h16A][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_succeeded = _RANDOM[10'h16A][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_order_fail = _RANDOM[10'h16A][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_observed = _RANDOM[10'h16A][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_st_dep_mask = {_RANDOM[10'h16A][31:14], _RANDOM[10'h16B][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_youngest_stq_idx = _RANDOM[10'h16B][10:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_forward_std_val = _RANDOM[10'h16B][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_20_bits_forward_stq_idx = _RANDOM[10'h16B][16:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_valid = _RANDOM[10'h16D][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_uopc = _RANDOM[10'h16D][24:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_inst = {_RANDOM[10'h16D][31:25], _RANDOM[10'h16E][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_debug_inst = {_RANDOM[10'h16E][31:25], _RANDOM[10'h16F][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_rvc = _RANDOM[10'h16F][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_debug_pc = {_RANDOM[10'h16F][31:26], _RANDOM[10'h170], _RANDOM[10'h171][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_iq_type = _RANDOM[10'h171][4:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_fu_code = _RANDOM[10'h171][14:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_br_type = _RANDOM[10'h171][18:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_op1_sel = _RANDOM[10'h171][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_op2_sel = _RANDOM[10'h171][23:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_imm_sel = _RANDOM[10'h171][26:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_op_fcn = _RANDOM[10'h171][30:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_fcn_dw = _RANDOM[10'h171][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_csr_cmd = _RANDOM[10'h172][2:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_is_load = _RANDOM[10'h172][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_is_sta = _RANDOM[10'h172][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ctrl_is_std = _RANDOM[10'h172][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_iw_state = _RANDOM[10'h172][7:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_iw_p1_poisoned = _RANDOM[10'h172][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_iw_p2_poisoned = _RANDOM[10'h172][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_br = _RANDOM[10'h172][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_jalr = _RANDOM[10'h172][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_jal = _RANDOM[10'h172][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_sfb = _RANDOM[10'h172][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_br_mask = _RANDOM[10'h172][29:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_br_tag = {_RANDOM[10'h172][31:30], _RANDOM[10'h173][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ftq_idx = _RANDOM[10'h173][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_edge_inst = _RANDOM[10'h173][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_pc_lob = _RANDOM[10'h173][13:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_taken = _RANDOM[10'h173][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_imm_packed = {_RANDOM[10'h173][31:15], _RANDOM[10'h174][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_csr_addr = _RANDOM[10'h174][14:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_rob_idx = _RANDOM[10'h174][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ldq_idx = _RANDOM[10'h174][26:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_stq_idx = _RANDOM[10'h174][31:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_rxq_idx = _RANDOM[10'h175][1:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_pdst = _RANDOM[10'h175][8:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_prs1 = _RANDOM[10'h175][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_prs2 = _RANDOM[10'h175][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_prs3 = _RANDOM[10'h175][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_prs1_busy = _RANDOM[10'h176][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_prs2_busy = _RANDOM[10'h176][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_prs3_busy = _RANDOM[10'h176][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_stale_pdst = _RANDOM[10'h176][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_exception = _RANDOM[10'h176][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_exc_cause = {_RANDOM[10'h176][31:15], _RANDOM[10'h177], _RANDOM[10'h178][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_bypassable = _RANDOM[10'h178][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_mem_cmd = _RANDOM[10'h178][20:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_mem_size = _RANDOM[10'h178][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_mem_signed = _RANDOM[10'h178][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_fence = _RANDOM[10'h178][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_fencei = _RANDOM[10'h178][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_amo = _RANDOM[10'h178][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_uses_ldq = _RANDOM[10'h178][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_uses_stq = _RANDOM[10'h178][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_sys_pc2epc = _RANDOM[10'h178][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_is_unique = _RANDOM[10'h178][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_flush_on_commit = _RANDOM[10'h178][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ldst_is_rs1 = _RANDOM[10'h179][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ldst = _RANDOM[10'h179][6:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_lrs1 = _RANDOM[10'h179][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_lrs2 = _RANDOM[10'h179][18:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_lrs3 = _RANDOM[10'h179][24:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_ldst_val = _RANDOM[10'h179][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_dst_rtype = _RANDOM[10'h179][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_lrs1_rtype = _RANDOM[10'h179][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_lrs2_rtype = _RANDOM[10'h179][31:30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_frs3_en = _RANDOM[10'h17A][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_fp_val = _RANDOM[10'h17A][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_fp_single = _RANDOM[10'h17A][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_xcpt_pf_if = _RANDOM[10'h17A][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_xcpt_ae_if = _RANDOM[10'h17A][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_xcpt_ma_if = _RANDOM[10'h17A][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_bp_debug_if = _RANDOM[10'h17A][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_bp_xcpt_if = _RANDOM[10'h17A][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_debug_fsrc = _RANDOM[10'h17A][9:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_uop_debug_tsrc = _RANDOM[10'h17A][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_addr_valid = _RANDOM[10'h17A][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_addr_bits = {_RANDOM[10'h17A][31:13], _RANDOM[10'h17B][20:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_addr_is_virtual = _RANDOM[10'h17B][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_addr_is_uncacheable = _RANDOM[10'h17B][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_executed = _RANDOM[10'h17B][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_succeeded = _RANDOM[10'h17B][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_order_fail = _RANDOM[10'h17B][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_observed = _RANDOM[10'h17B][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_st_dep_mask = {_RANDOM[10'h17B][31:27], _RANDOM[10'h17C][18:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_youngest_stq_idx = _RANDOM[10'h17C][23:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_forward_std_val = _RANDOM[10'h17C][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_21_bits_forward_stq_idx = _RANDOM[10'h17C][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_valid = _RANDOM[10'h17E][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_uopc = {_RANDOM[10'h17E][31], _RANDOM[10'h17F][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_inst = {_RANDOM[10'h17F][31:6], _RANDOM[10'h180][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_debug_inst = {_RANDOM[10'h180][31:6], _RANDOM[10'h181][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_rvc = _RANDOM[10'h181][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_debug_pc = {_RANDOM[10'h181][31:7], _RANDOM[10'h182][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_iq_type = _RANDOM[10'h182][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_fu_code = _RANDOM[10'h182][27:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_br_type = _RANDOM[10'h182][31:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_op1_sel = _RANDOM[10'h183][1:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_op2_sel = _RANDOM[10'h183][4:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_imm_sel = _RANDOM[10'h183][7:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_op_fcn = _RANDOM[10'h183][11:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_fcn_dw = _RANDOM[10'h183][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_csr_cmd = _RANDOM[10'h183][15:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_is_load = _RANDOM[10'h183][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_is_sta = _RANDOM[10'h183][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ctrl_is_std = _RANDOM[10'h183][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_iw_state = _RANDOM[10'h183][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_iw_p1_poisoned = _RANDOM[10'h183][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_iw_p2_poisoned = _RANDOM[10'h183][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_br = _RANDOM[10'h183][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_jalr = _RANDOM[10'h183][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_jal = _RANDOM[10'h183][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_sfb = _RANDOM[10'h183][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_br_mask = {_RANDOM[10'h183][31:27], _RANDOM[10'h184][10:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_br_tag = _RANDOM[10'h184][14:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ftq_idx = _RANDOM[10'h184][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_edge_inst = _RANDOM[10'h184][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_pc_lob = _RANDOM[10'h184][26:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_taken = _RANDOM[10'h184][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_imm_packed = {_RANDOM[10'h184][31:28], _RANDOM[10'h185][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_csr_addr = _RANDOM[10'h185][27:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_rob_idx = {_RANDOM[10'h185][31:28], _RANDOM[10'h186][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ldq_idx = _RANDOM[10'h186][7:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_stq_idx = _RANDOM[10'h186][12:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_rxq_idx = _RANDOM[10'h186][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_pdst = _RANDOM[10'h186][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_prs1 = _RANDOM[10'h186][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_prs2 = {_RANDOM[10'h186][31:29], _RANDOM[10'h187][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_prs3 = _RANDOM[10'h187][10:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_prs1_busy = _RANDOM[10'h187][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_prs2_busy = _RANDOM[10'h187][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_prs3_busy = _RANDOM[10'h187][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_stale_pdst = _RANDOM[10'h187][26:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_exception = _RANDOM[10'h187][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_exc_cause = {_RANDOM[10'h187][31:28], _RANDOM[10'h188], _RANDOM[10'h189][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_bypassable = _RANDOM[10'h189][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_mem_cmd = {_RANDOM[10'h189][31:29], _RANDOM[10'h18A][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_mem_size = _RANDOM[10'h18A][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_mem_signed = _RANDOM[10'h18A][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_fence = _RANDOM[10'h18A][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_fencei = _RANDOM[10'h18A][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_amo = _RANDOM[10'h18A][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_uses_ldq = _RANDOM[10'h18A][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_uses_stq = _RANDOM[10'h18A][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_sys_pc2epc = _RANDOM[10'h18A][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_is_unique = _RANDOM[10'h18A][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_flush_on_commit = _RANDOM[10'h18A][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ldst_is_rs1 = _RANDOM[10'h18A][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ldst = _RANDOM[10'h18A][19:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_lrs1 = _RANDOM[10'h18A][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_lrs2 = _RANDOM[10'h18A][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_lrs3 = _RANDOM[10'h18B][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_ldst_val = _RANDOM[10'h18B][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_dst_rtype = _RANDOM[10'h18B][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_lrs1_rtype = _RANDOM[10'h18B][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_lrs2_rtype = _RANDOM[10'h18B][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_frs3_en = _RANDOM[10'h18B][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_fp_val = _RANDOM[10'h18B][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_fp_single = _RANDOM[10'h18B][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_xcpt_pf_if = _RANDOM[10'h18B][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_xcpt_ae_if = _RANDOM[10'h18B][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_xcpt_ma_if = _RANDOM[10'h18B][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_bp_debug_if = _RANDOM[10'h18B][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_bp_xcpt_if = _RANDOM[10'h18B][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_debug_fsrc = _RANDOM[10'h18B][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_uop_debug_tsrc = _RANDOM[10'h18B][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_addr_valid = _RANDOM[10'h18B][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_addr_bits = {_RANDOM[10'h18B][31:26], _RANDOM[10'h18C], _RANDOM[10'h18D][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_addr_is_virtual = _RANDOM[10'h18D][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_addr_is_uncacheable = _RANDOM[10'h18D][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_executed = _RANDOM[10'h18D][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_succeeded = _RANDOM[10'h18D][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_order_fail = _RANDOM[10'h18D][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_observed = _RANDOM[10'h18D][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_st_dep_mask = _RANDOM[10'h18D][31:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_youngest_stq_idx = _RANDOM[10'h18E][4:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_forward_std_val = _RANDOM[10'h18E][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_22_bits_forward_stq_idx = _RANDOM[10'h18E][10:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_valid = _RANDOM[10'h190][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_uopc = _RANDOM[10'h190][18:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_inst = {_RANDOM[10'h190][31:19], _RANDOM[10'h191][18:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_debug_inst = {_RANDOM[10'h191][31:19], _RANDOM[10'h192][18:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_rvc = _RANDOM[10'h192][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_debug_pc = {_RANDOM[10'h192][31:20], _RANDOM[10'h193][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_iq_type = _RANDOM[10'h193][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_fu_code = {_RANDOM[10'h193][31], _RANDOM[10'h194][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_br_type = _RANDOM[10'h194][12:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_op1_sel = _RANDOM[10'h194][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_op2_sel = _RANDOM[10'h194][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_imm_sel = _RANDOM[10'h194][20:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_op_fcn = _RANDOM[10'h194][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_fcn_dw = _RANDOM[10'h194][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_csr_cmd = _RANDOM[10'h194][28:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_is_load = _RANDOM[10'h194][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_is_sta = _RANDOM[10'h194][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ctrl_is_std = _RANDOM[10'h194][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_iw_state = _RANDOM[10'h195][1:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_iw_p1_poisoned = _RANDOM[10'h195][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_iw_p2_poisoned = _RANDOM[10'h195][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_br = _RANDOM[10'h195][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_jalr = _RANDOM[10'h195][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_jal = _RANDOM[10'h195][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_sfb = _RANDOM[10'h195][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_br_mask = _RANDOM[10'h195][23:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_br_tag = _RANDOM[10'h195][27:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ftq_idx = {_RANDOM[10'h195][31:28], _RANDOM[10'h196][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_edge_inst = _RANDOM[10'h196][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_pc_lob = _RANDOM[10'h196][7:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_taken = _RANDOM[10'h196][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_imm_packed = _RANDOM[10'h196][28:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_csr_addr = {_RANDOM[10'h196][31:29], _RANDOM[10'h197][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_rob_idx = _RANDOM[10'h197][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ldq_idx = _RANDOM[10'h197][20:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_stq_idx = _RANDOM[10'h197][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_rxq_idx = _RANDOM[10'h197][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_pdst = {_RANDOM[10'h197][31:28], _RANDOM[10'h198][2:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_prs1 = _RANDOM[10'h198][9:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_prs2 = _RANDOM[10'h198][16:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_prs3 = _RANDOM[10'h198][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_prs1_busy = _RANDOM[10'h198][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_prs2_busy = _RANDOM[10'h198][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_prs3_busy = _RANDOM[10'h198][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_stale_pdst = _RANDOM[10'h199][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_exception = _RANDOM[10'h199][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_exc_cause = {_RANDOM[10'h199][31:9], _RANDOM[10'h19A], _RANDOM[10'h19B][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_bypassable = _RANDOM[10'h19B][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_mem_cmd = _RANDOM[10'h19B][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_mem_size = _RANDOM[10'h19B][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_mem_signed = _RANDOM[10'h19B][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_fence = _RANDOM[10'h19B][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_fencei = _RANDOM[10'h19B][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_amo = _RANDOM[10'h19B][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_uses_ldq = _RANDOM[10'h19B][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_uses_stq = _RANDOM[10'h19B][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_sys_pc2epc = _RANDOM[10'h19B][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_is_unique = _RANDOM[10'h19B][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_flush_on_commit = _RANDOM[10'h19B][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ldst_is_rs1 = _RANDOM[10'h19B][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ldst = {_RANDOM[10'h19B][31:27], _RANDOM[10'h19C][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_lrs1 = _RANDOM[10'h19C][6:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_lrs2 = _RANDOM[10'h19C][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_lrs3 = _RANDOM[10'h19C][18:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_ldst_val = _RANDOM[10'h19C][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_dst_rtype = _RANDOM[10'h19C][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_lrs1_rtype = _RANDOM[10'h19C][23:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_lrs2_rtype = _RANDOM[10'h19C][25:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_frs3_en = _RANDOM[10'h19C][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_fp_val = _RANDOM[10'h19C][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_fp_single = _RANDOM[10'h19C][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_xcpt_pf_if = _RANDOM[10'h19C][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_xcpt_ae_if = _RANDOM[10'h19C][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_xcpt_ma_if = _RANDOM[10'h19C][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_bp_debug_if = _RANDOM[10'h19D][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_bp_xcpt_if = _RANDOM[10'h19D][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_debug_fsrc = _RANDOM[10'h19D][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_uop_debug_tsrc = _RANDOM[10'h19D][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_addr_valid = _RANDOM[10'h19D][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_addr_bits = {_RANDOM[10'h19D][31:7], _RANDOM[10'h19E][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_addr_is_virtual = _RANDOM[10'h19E][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_addr_is_uncacheable = _RANDOM[10'h19E][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_executed = _RANDOM[10'h19E][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_succeeded = _RANDOM[10'h19E][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_order_fail = _RANDOM[10'h19E][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_observed = _RANDOM[10'h19E][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_st_dep_mask = {_RANDOM[10'h19E][31:21], _RANDOM[10'h19F][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_youngest_stq_idx = _RANDOM[10'h19F][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_forward_std_val = _RANDOM[10'h19F][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        ldq_23_bits_forward_stq_idx = _RANDOM[10'h19F][23:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:208:16]
        stq_0_valid = _RANDOM[10'h1A1][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_uopc = _RANDOM[10'h1A1][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_inst = _RANDOM[10'h1A2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_debug_inst = _RANDOM[10'h1A3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_rvc = _RANDOM[10'h1A4][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_debug_pc = {_RANDOM[10'h1A4][31:1], _RANDOM[10'h1A5][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_iq_type = _RANDOM[10'h1A5][11:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_fu_code = _RANDOM[10'h1A5][21:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_br_type = _RANDOM[10'h1A5][25:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_op1_sel = _RANDOM[10'h1A5][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_op2_sel = _RANDOM[10'h1A5][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_imm_sel = {_RANDOM[10'h1A5][31], _RANDOM[10'h1A6][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_op_fcn = _RANDOM[10'h1A6][5:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_fcn_dw = _RANDOM[10'h1A6][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_csr_cmd = _RANDOM[10'h1A6][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_is_load = _RANDOM[10'h1A6][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_is_sta = _RANDOM[10'h1A6][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ctrl_is_std = _RANDOM[10'h1A6][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_iw_state = _RANDOM[10'h1A6][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_iw_p1_poisoned = _RANDOM[10'h1A6][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_iw_p2_poisoned = _RANDOM[10'h1A6][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_br = _RANDOM[10'h1A6][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_jalr = _RANDOM[10'h1A6][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_jal = _RANDOM[10'h1A6][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_sfb = _RANDOM[10'h1A6][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_br_mask = {_RANDOM[10'h1A6][31:21], _RANDOM[10'h1A7][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_br_tag = _RANDOM[10'h1A7][8:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ftq_idx = _RANDOM[10'h1A7][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_edge_inst = _RANDOM[10'h1A7][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_pc_lob = _RANDOM[10'h1A7][20:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_taken = _RANDOM[10'h1A7][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_imm_packed = {_RANDOM[10'h1A7][31:22], _RANDOM[10'h1A8][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_csr_addr = _RANDOM[10'h1A8][21:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_rob_idx = _RANDOM[10'h1A8][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ldq_idx = {_RANDOM[10'h1A8][31:29], _RANDOM[10'h1A9][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_stq_idx = _RANDOM[10'h1A9][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_rxq_idx = _RANDOM[10'h1A9][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_pdst = _RANDOM[10'h1A9][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_prs1 = _RANDOM[10'h1A9][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_prs2 = _RANDOM[10'h1A9][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_prs3 = {_RANDOM[10'h1A9][31:30], _RANDOM[10'h1AA][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ppred = _RANDOM[10'h1AA][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_prs1_busy = _RANDOM[10'h1AA][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_prs2_busy = _RANDOM[10'h1AA][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_prs3_busy = _RANDOM[10'h1AA][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ppred_busy = _RANDOM[10'h1AA][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_stale_pdst = _RANDOM[10'h1AA][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_exception = _RANDOM[10'h1AA][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_exc_cause = {_RANDOM[10'h1AA][31:22], _RANDOM[10'h1AB], _RANDOM[10'h1AC][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_bypassable = _RANDOM[10'h1AC][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_mem_cmd = _RANDOM[10'h1AC][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_mem_size = _RANDOM[10'h1AC][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_mem_signed = _RANDOM[10'h1AC][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_fence = _RANDOM[10'h1AC][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_fencei = _RANDOM[10'h1AD][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_amo = _RANDOM[10'h1AD][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_uses_ldq = _RANDOM[10'h1AD][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_uses_stq = _RANDOM[10'h1AD][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_sys_pc2epc = _RANDOM[10'h1AD][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_is_unique = _RANDOM[10'h1AD][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_flush_on_commit = _RANDOM[10'h1AD][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ldst_is_rs1 = _RANDOM[10'h1AD][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ldst = _RANDOM[10'h1AD][13:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs1 = _RANDOM[10'h1AD][19:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs2 = _RANDOM[10'h1AD][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs3 = _RANDOM[10'h1AD][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_ldst_val = _RANDOM[10'h1AE][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_dst_rtype = _RANDOM[10'h1AE][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs1_rtype = _RANDOM[10'h1AE][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_lrs2_rtype = _RANDOM[10'h1AE][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_frs3_en = _RANDOM[10'h1AE][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_fp_val = _RANDOM[10'h1AE][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_fp_single = _RANDOM[10'h1AE][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_xcpt_pf_if = _RANDOM[10'h1AE][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_xcpt_ae_if = _RANDOM[10'h1AE][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_xcpt_ma_if = _RANDOM[10'h1AE][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_bp_debug_if = _RANDOM[10'h1AE][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_bp_xcpt_if = _RANDOM[10'h1AE][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_debug_fsrc = _RANDOM[10'h1AE][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_uop_debug_tsrc = _RANDOM[10'h1AE][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_addr_valid = _RANDOM[10'h1AE][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_addr_bits = {_RANDOM[10'h1AE][31:20], _RANDOM[10'h1AF][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_addr_is_virtual = _RANDOM[10'h1AF][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_data_valid = _RANDOM[10'h1AF][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_data_bits = {_RANDOM[10'h1AF][31:30], _RANDOM[10'h1B0], _RANDOM[10'h1B1][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_committed = _RANDOM[10'h1B1][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_0_bits_succeeded = _RANDOM[10'h1B1][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_valid = _RANDOM[10'h1B4][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_uopc = _RANDOM[10'h1B4][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_inst = {_RANDOM[10'h1B4][31:8], _RANDOM[10'h1B5][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_debug_inst = {_RANDOM[10'h1B5][31:8], _RANDOM[10'h1B6][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_rvc = _RANDOM[10'h1B6][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_debug_pc = {_RANDOM[10'h1B6][31:9], _RANDOM[10'h1B7][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_iq_type = _RANDOM[10'h1B7][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_fu_code = _RANDOM[10'h1B7][29:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_br_type = {_RANDOM[10'h1B7][31:30], _RANDOM[10'h1B8][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_op1_sel = _RANDOM[10'h1B8][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_op2_sel = _RANDOM[10'h1B8][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_imm_sel = _RANDOM[10'h1B8][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_op_fcn = _RANDOM[10'h1B8][13:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_fcn_dw = _RANDOM[10'h1B8][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_csr_cmd = _RANDOM[10'h1B8][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_is_load = _RANDOM[10'h1B8][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_is_sta = _RANDOM[10'h1B8][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ctrl_is_std = _RANDOM[10'h1B8][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_iw_state = _RANDOM[10'h1B8][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_iw_p1_poisoned = _RANDOM[10'h1B8][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_iw_p2_poisoned = _RANDOM[10'h1B8][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_br = _RANDOM[10'h1B8][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_jalr = _RANDOM[10'h1B8][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_jal = _RANDOM[10'h1B8][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_sfb = _RANDOM[10'h1B8][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_br_mask = {_RANDOM[10'h1B8][31:29], _RANDOM[10'h1B9][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_br_tag = _RANDOM[10'h1B9][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ftq_idx = _RANDOM[10'h1B9][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_edge_inst = _RANDOM[10'h1B9][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_pc_lob = _RANDOM[10'h1B9][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_taken = _RANDOM[10'h1B9][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_imm_packed = {_RANDOM[10'h1B9][31:30], _RANDOM[10'h1BA][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_csr_addr = _RANDOM[10'h1BA][29:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_rob_idx = {_RANDOM[10'h1BA][31:30], _RANDOM[10'h1BB][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ldq_idx = _RANDOM[10'h1BB][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_stq_idx = _RANDOM[10'h1BB][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_rxq_idx = _RANDOM[10'h1BB][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_pdst = _RANDOM[10'h1BB][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_prs1 = _RANDOM[10'h1BB][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_prs2 = {_RANDOM[10'h1BB][31], _RANDOM[10'h1BC][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_prs3 = _RANDOM[10'h1BC][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ppred = _RANDOM[10'h1BC][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_prs1_busy = _RANDOM[10'h1BC][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_prs2_busy = _RANDOM[10'h1BC][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_prs3_busy = _RANDOM[10'h1BC][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ppred_busy = _RANDOM[10'h1BC][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_stale_pdst = _RANDOM[10'h1BC][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_exception = _RANDOM[10'h1BC][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_exc_cause = {_RANDOM[10'h1BC][31:30], _RANDOM[10'h1BD], _RANDOM[10'h1BE][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_bypassable = _RANDOM[10'h1BE][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_mem_cmd = {_RANDOM[10'h1BE][31], _RANDOM[10'h1BF][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_mem_size = _RANDOM[10'h1BF][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_mem_signed = _RANDOM[10'h1BF][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_fence = _RANDOM[10'h1BF][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_fencei = _RANDOM[10'h1BF][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_amo = _RANDOM[10'h1BF][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_uses_ldq = _RANDOM[10'h1BF][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_uses_stq = _RANDOM[10'h1BF][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_sys_pc2epc = _RANDOM[10'h1BF][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_is_unique = _RANDOM[10'h1BF][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_flush_on_commit = _RANDOM[10'h1BF][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ldst_is_rs1 = _RANDOM[10'h1BF][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ldst = _RANDOM[10'h1BF][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs1 = _RANDOM[10'h1BF][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs2 = {_RANDOM[10'h1BF][31:28], _RANDOM[10'h1C0][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs3 = _RANDOM[10'h1C0][7:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_ldst_val = _RANDOM[10'h1C0][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_dst_rtype = _RANDOM[10'h1C0][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs1_rtype = _RANDOM[10'h1C0][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_lrs2_rtype = _RANDOM[10'h1C0][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_frs3_en = _RANDOM[10'h1C0][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_fp_val = _RANDOM[10'h1C0][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_fp_single = _RANDOM[10'h1C0][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_xcpt_pf_if = _RANDOM[10'h1C0][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_xcpt_ae_if = _RANDOM[10'h1C0][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_xcpt_ma_if = _RANDOM[10'h1C0][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_bp_debug_if = _RANDOM[10'h1C0][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_bp_xcpt_if = _RANDOM[10'h1C0][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_debug_fsrc = _RANDOM[10'h1C0][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_uop_debug_tsrc = _RANDOM[10'h1C0][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_addr_valid = _RANDOM[10'h1C0][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_addr_bits = {_RANDOM[10'h1C0][31:28], _RANDOM[10'h1C1], _RANDOM[10'h1C2][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_addr_is_virtual = _RANDOM[10'h1C2][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_data_valid = _RANDOM[10'h1C2][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_data_bits = {_RANDOM[10'h1C2][31:6], _RANDOM[10'h1C3], _RANDOM[10'h1C4][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_committed = _RANDOM[10'h1C4][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_1_bits_succeeded = _RANDOM[10'h1C4][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_valid = _RANDOM[10'h1C6][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_uopc = _RANDOM[10'h1C6][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_inst = {_RANDOM[10'h1C6][31:16], _RANDOM[10'h1C7][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_debug_inst = {_RANDOM[10'h1C7][31:16], _RANDOM[10'h1C8][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_rvc = _RANDOM[10'h1C8][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_debug_pc = {_RANDOM[10'h1C8][31:17], _RANDOM[10'h1C9][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_iq_type = _RANDOM[10'h1C9][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_fu_code = {_RANDOM[10'h1C9][31:28], _RANDOM[10'h1CA][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_br_type = _RANDOM[10'h1CA][9:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_op1_sel = _RANDOM[10'h1CA][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_op2_sel = _RANDOM[10'h1CA][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_imm_sel = _RANDOM[10'h1CA][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_op_fcn = _RANDOM[10'h1CA][21:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_fcn_dw = _RANDOM[10'h1CA][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_csr_cmd = _RANDOM[10'h1CA][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_is_load = _RANDOM[10'h1CA][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_is_sta = _RANDOM[10'h1CA][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ctrl_is_std = _RANDOM[10'h1CA][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_iw_state = _RANDOM[10'h1CA][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_iw_p1_poisoned = _RANDOM[10'h1CA][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_iw_p2_poisoned = _RANDOM[10'h1CB][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_br = _RANDOM[10'h1CB][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_jalr = _RANDOM[10'h1CB][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_jal = _RANDOM[10'h1CB][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_sfb = _RANDOM[10'h1CB][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_br_mask = _RANDOM[10'h1CB][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_br_tag = _RANDOM[10'h1CB][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ftq_idx = _RANDOM[10'h1CB][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_edge_inst = _RANDOM[10'h1CB][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_pc_lob = {_RANDOM[10'h1CB][31], _RANDOM[10'h1CC][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_taken = _RANDOM[10'h1CC][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_imm_packed = _RANDOM[10'h1CC][25:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_csr_addr = {_RANDOM[10'h1CC][31:26], _RANDOM[10'h1CD][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_rob_idx = _RANDOM[10'h1CD][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ldq_idx = _RANDOM[10'h1CD][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_stq_idx = _RANDOM[10'h1CD][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_rxq_idx = _RANDOM[10'h1CD][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_pdst = _RANDOM[10'h1CD][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_prs1 = _RANDOM[10'h1CE][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_prs2 = _RANDOM[10'h1CE][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_prs3 = _RANDOM[10'h1CE][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ppred = _RANDOM[10'h1CE][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_prs1_busy = _RANDOM[10'h1CE][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_prs2_busy = _RANDOM[10'h1CE][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_prs3_busy = _RANDOM[10'h1CE][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ppred_busy = _RANDOM[10'h1CE][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_stale_pdst = {_RANDOM[10'h1CE][31:30], _RANDOM[10'h1CF][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_exception = _RANDOM[10'h1CF][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_exc_cause = {_RANDOM[10'h1CF][31:6], _RANDOM[10'h1D0], _RANDOM[10'h1D1][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_bypassable = _RANDOM[10'h1D1][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_mem_cmd = _RANDOM[10'h1D1][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_mem_size = _RANDOM[10'h1D1][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_mem_signed = _RANDOM[10'h1D1][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_fence = _RANDOM[10'h1D1][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_fencei = _RANDOM[10'h1D1][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_amo = _RANDOM[10'h1D1][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_uses_ldq = _RANDOM[10'h1D1][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_uses_stq = _RANDOM[10'h1D1][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_sys_pc2epc = _RANDOM[10'h1D1][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_is_unique = _RANDOM[10'h1D1][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_flush_on_commit = _RANDOM[10'h1D1][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ldst_is_rs1 = _RANDOM[10'h1D1][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ldst = _RANDOM[10'h1D1][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs1 = {_RANDOM[10'h1D1][31:30], _RANDOM[10'h1D2][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs2 = _RANDOM[10'h1D2][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs3 = _RANDOM[10'h1D2][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_ldst_val = _RANDOM[10'h1D2][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_dst_rtype = _RANDOM[10'h1D2][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs1_rtype = _RANDOM[10'h1D2][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_lrs2_rtype = _RANDOM[10'h1D2][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_frs3_en = _RANDOM[10'h1D2][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_fp_val = _RANDOM[10'h1D2][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_fp_single = _RANDOM[10'h1D2][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_xcpt_pf_if = _RANDOM[10'h1D2][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_xcpt_ae_if = _RANDOM[10'h1D2][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_xcpt_ma_if = _RANDOM[10'h1D2][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_bp_debug_if = _RANDOM[10'h1D2][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_bp_xcpt_if = _RANDOM[10'h1D2][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_debug_fsrc = {_RANDOM[10'h1D2][31], _RANDOM[10'h1D3][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_uop_debug_tsrc = _RANDOM[10'h1D3][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_addr_valid = _RANDOM[10'h1D3][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_addr_bits = {_RANDOM[10'h1D3][31:4], _RANDOM[10'h1D4][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_addr_is_virtual = _RANDOM[10'h1D4][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_data_valid = _RANDOM[10'h1D4][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_data_bits = {_RANDOM[10'h1D4][31:14], _RANDOM[10'h1D5], _RANDOM[10'h1D6][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_committed = _RANDOM[10'h1D6][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_2_bits_succeeded = _RANDOM[10'h1D6][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_valid = _RANDOM[10'h1D8][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_uopc = _RANDOM[10'h1D8][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_inst = {_RANDOM[10'h1D8][31:24], _RANDOM[10'h1D9][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_debug_inst = {_RANDOM[10'h1D9][31:24], _RANDOM[10'h1DA][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_rvc = _RANDOM[10'h1DA][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_debug_pc = {_RANDOM[10'h1DA][31:25], _RANDOM[10'h1DB], _RANDOM[10'h1DC][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_iq_type = _RANDOM[10'h1DC][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_fu_code = _RANDOM[10'h1DC][13:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_br_type = _RANDOM[10'h1DC][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_op1_sel = _RANDOM[10'h1DC][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_op2_sel = _RANDOM[10'h1DC][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_imm_sel = _RANDOM[10'h1DC][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_op_fcn = _RANDOM[10'h1DC][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_fcn_dw = _RANDOM[10'h1DC][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_csr_cmd = {_RANDOM[10'h1DC][31], _RANDOM[10'h1DD][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_is_load = _RANDOM[10'h1DD][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_is_sta = _RANDOM[10'h1DD][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ctrl_is_std = _RANDOM[10'h1DD][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_iw_state = _RANDOM[10'h1DD][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_iw_p1_poisoned = _RANDOM[10'h1DD][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_iw_p2_poisoned = _RANDOM[10'h1DD][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_br = _RANDOM[10'h1DD][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_jalr = _RANDOM[10'h1DD][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_jal = _RANDOM[10'h1DD][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_sfb = _RANDOM[10'h1DD][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_br_mask = _RANDOM[10'h1DD][28:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_br_tag = {_RANDOM[10'h1DD][31:29], _RANDOM[10'h1DE][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ftq_idx = _RANDOM[10'h1DE][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_edge_inst = _RANDOM[10'h1DE][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_pc_lob = _RANDOM[10'h1DE][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_taken = _RANDOM[10'h1DE][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_imm_packed = {_RANDOM[10'h1DE][31:14], _RANDOM[10'h1DF][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_csr_addr = _RANDOM[10'h1DF][13:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_rob_idx = _RANDOM[10'h1DF][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ldq_idx = _RANDOM[10'h1DF][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_stq_idx = _RANDOM[10'h1DF][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_rxq_idx = {_RANDOM[10'h1DF][31], _RANDOM[10'h1E0][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_pdst = _RANDOM[10'h1E0][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_prs1 = _RANDOM[10'h1E0][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_prs2 = _RANDOM[10'h1E0][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_prs3 = _RANDOM[10'h1E0][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ppred = {_RANDOM[10'h1E0][31:29], _RANDOM[10'h1E1][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_prs1_busy = _RANDOM[10'h1E1][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_prs2_busy = _RANDOM[10'h1E1][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_prs3_busy = _RANDOM[10'h1E1][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ppred_busy = _RANDOM[10'h1E1][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_stale_pdst = _RANDOM[10'h1E1][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_exception = _RANDOM[10'h1E1][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_exc_cause = {_RANDOM[10'h1E1][31:14], _RANDOM[10'h1E2], _RANDOM[10'h1E3][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_bypassable = _RANDOM[10'h1E3][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_mem_cmd = _RANDOM[10'h1E3][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_mem_size = _RANDOM[10'h1E3][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_mem_signed = _RANDOM[10'h1E3][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_fence = _RANDOM[10'h1E3][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_fencei = _RANDOM[10'h1E3][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_amo = _RANDOM[10'h1E3][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_uses_ldq = _RANDOM[10'h1E3][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_uses_stq = _RANDOM[10'h1E3][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_sys_pc2epc = _RANDOM[10'h1E3][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_is_unique = _RANDOM[10'h1E3][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_flush_on_commit = _RANDOM[10'h1E3][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ldst_is_rs1 = _RANDOM[10'h1E3][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ldst = _RANDOM[10'h1E4][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs1 = _RANDOM[10'h1E4][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs2 = _RANDOM[10'h1E4][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs3 = _RANDOM[10'h1E4][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_ldst_val = _RANDOM[10'h1E4][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_dst_rtype = _RANDOM[10'h1E4][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs1_rtype = _RANDOM[10'h1E4][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_lrs2_rtype = _RANDOM[10'h1E4][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_frs3_en = _RANDOM[10'h1E4][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_fp_val = _RANDOM[10'h1E5][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_fp_single = _RANDOM[10'h1E5][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_xcpt_pf_if = _RANDOM[10'h1E5][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_xcpt_ae_if = _RANDOM[10'h1E5][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_xcpt_ma_if = _RANDOM[10'h1E5][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_bp_debug_if = _RANDOM[10'h1E5][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_bp_xcpt_if = _RANDOM[10'h1E5][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_debug_fsrc = _RANDOM[10'h1E5][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_uop_debug_tsrc = _RANDOM[10'h1E5][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_addr_valid = _RANDOM[10'h1E5][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_addr_bits = {_RANDOM[10'h1E5][31:12], _RANDOM[10'h1E6][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_addr_is_virtual = _RANDOM[10'h1E6][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_data_valid = _RANDOM[10'h1E6][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_data_bits = {_RANDOM[10'h1E6][31:22], _RANDOM[10'h1E7], _RANDOM[10'h1E8][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_committed = _RANDOM[10'h1E8][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_3_bits_succeeded = _RANDOM[10'h1E8][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_valid = _RANDOM[10'h1EA][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_uopc = _RANDOM[10'h1EA][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_inst = _RANDOM[10'h1EB];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_debug_inst = _RANDOM[10'h1EC];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_rvc = _RANDOM[10'h1ED][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_debug_pc = {_RANDOM[10'h1ED][31:1], _RANDOM[10'h1EE][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_iq_type = _RANDOM[10'h1EE][11:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_fu_code = _RANDOM[10'h1EE][21:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_br_type = _RANDOM[10'h1EE][25:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_op1_sel = _RANDOM[10'h1EE][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_op2_sel = _RANDOM[10'h1EE][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_imm_sel = {_RANDOM[10'h1EE][31], _RANDOM[10'h1EF][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_op_fcn = _RANDOM[10'h1EF][5:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_fcn_dw = _RANDOM[10'h1EF][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_csr_cmd = _RANDOM[10'h1EF][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_is_load = _RANDOM[10'h1EF][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_is_sta = _RANDOM[10'h1EF][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ctrl_is_std = _RANDOM[10'h1EF][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_iw_state = _RANDOM[10'h1EF][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_iw_p1_poisoned = _RANDOM[10'h1EF][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_iw_p2_poisoned = _RANDOM[10'h1EF][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_br = _RANDOM[10'h1EF][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_jalr = _RANDOM[10'h1EF][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_jal = _RANDOM[10'h1EF][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_sfb = _RANDOM[10'h1EF][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_br_mask = {_RANDOM[10'h1EF][31:21], _RANDOM[10'h1F0][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_br_tag = _RANDOM[10'h1F0][8:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ftq_idx = _RANDOM[10'h1F0][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_edge_inst = _RANDOM[10'h1F0][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_pc_lob = _RANDOM[10'h1F0][20:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_taken = _RANDOM[10'h1F0][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_imm_packed = {_RANDOM[10'h1F0][31:22], _RANDOM[10'h1F1][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_csr_addr = _RANDOM[10'h1F1][21:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_rob_idx = _RANDOM[10'h1F1][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ldq_idx = {_RANDOM[10'h1F1][31:29], _RANDOM[10'h1F2][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_stq_idx = _RANDOM[10'h1F2][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_rxq_idx = _RANDOM[10'h1F2][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_pdst = _RANDOM[10'h1F2][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_prs1 = _RANDOM[10'h1F2][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_prs2 = _RANDOM[10'h1F2][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_prs3 = {_RANDOM[10'h1F2][31:30], _RANDOM[10'h1F3][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ppred = _RANDOM[10'h1F3][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_prs1_busy = _RANDOM[10'h1F3][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_prs2_busy = _RANDOM[10'h1F3][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_prs3_busy = _RANDOM[10'h1F3][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ppred_busy = _RANDOM[10'h1F3][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_stale_pdst = _RANDOM[10'h1F3][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_exception = _RANDOM[10'h1F3][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_exc_cause = {_RANDOM[10'h1F3][31:22], _RANDOM[10'h1F4], _RANDOM[10'h1F5][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_bypassable = _RANDOM[10'h1F5][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_mem_cmd = _RANDOM[10'h1F5][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_mem_size = _RANDOM[10'h1F5][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_mem_signed = _RANDOM[10'h1F5][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_fence = _RANDOM[10'h1F5][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_fencei = _RANDOM[10'h1F6][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_amo = _RANDOM[10'h1F6][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_uses_ldq = _RANDOM[10'h1F6][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_uses_stq = _RANDOM[10'h1F6][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_sys_pc2epc = _RANDOM[10'h1F6][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_is_unique = _RANDOM[10'h1F6][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_flush_on_commit = _RANDOM[10'h1F6][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ldst_is_rs1 = _RANDOM[10'h1F6][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ldst = _RANDOM[10'h1F6][13:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs1 = _RANDOM[10'h1F6][19:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs2 = _RANDOM[10'h1F6][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs3 = _RANDOM[10'h1F6][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_ldst_val = _RANDOM[10'h1F7][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_dst_rtype = _RANDOM[10'h1F7][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs1_rtype = _RANDOM[10'h1F7][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_lrs2_rtype = _RANDOM[10'h1F7][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_frs3_en = _RANDOM[10'h1F7][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_fp_val = _RANDOM[10'h1F7][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_fp_single = _RANDOM[10'h1F7][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_xcpt_pf_if = _RANDOM[10'h1F7][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_xcpt_ae_if = _RANDOM[10'h1F7][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_xcpt_ma_if = _RANDOM[10'h1F7][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_bp_debug_if = _RANDOM[10'h1F7][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_bp_xcpt_if = _RANDOM[10'h1F7][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_debug_fsrc = _RANDOM[10'h1F7][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_uop_debug_tsrc = _RANDOM[10'h1F7][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_addr_valid = _RANDOM[10'h1F7][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_addr_bits = {_RANDOM[10'h1F7][31:20], _RANDOM[10'h1F8][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_addr_is_virtual = _RANDOM[10'h1F8][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_data_valid = _RANDOM[10'h1F8][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_data_bits = {_RANDOM[10'h1F8][31:30], _RANDOM[10'h1F9], _RANDOM[10'h1FA][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_committed = _RANDOM[10'h1FA][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_4_bits_succeeded = _RANDOM[10'h1FA][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_valid = _RANDOM[10'h1FD][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_uopc = _RANDOM[10'h1FD][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_inst = {_RANDOM[10'h1FD][31:8], _RANDOM[10'h1FE][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_debug_inst = {_RANDOM[10'h1FE][31:8], _RANDOM[10'h1FF][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_rvc = _RANDOM[10'h1FF][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_debug_pc = {_RANDOM[10'h1FF][31:9], _RANDOM[10'h200][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_iq_type = _RANDOM[10'h200][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_fu_code = _RANDOM[10'h200][29:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_br_type = {_RANDOM[10'h200][31:30], _RANDOM[10'h201][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_op1_sel = _RANDOM[10'h201][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_op2_sel = _RANDOM[10'h201][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_imm_sel = _RANDOM[10'h201][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_op_fcn = _RANDOM[10'h201][13:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_fcn_dw = _RANDOM[10'h201][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_csr_cmd = _RANDOM[10'h201][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_is_load = _RANDOM[10'h201][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_is_sta = _RANDOM[10'h201][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ctrl_is_std = _RANDOM[10'h201][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_iw_state = _RANDOM[10'h201][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_iw_p1_poisoned = _RANDOM[10'h201][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_iw_p2_poisoned = _RANDOM[10'h201][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_br = _RANDOM[10'h201][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_jalr = _RANDOM[10'h201][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_jal = _RANDOM[10'h201][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_sfb = _RANDOM[10'h201][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_br_mask = {_RANDOM[10'h201][31:29], _RANDOM[10'h202][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_br_tag = _RANDOM[10'h202][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ftq_idx = _RANDOM[10'h202][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_edge_inst = _RANDOM[10'h202][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_pc_lob = _RANDOM[10'h202][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_taken = _RANDOM[10'h202][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_imm_packed = {_RANDOM[10'h202][31:30], _RANDOM[10'h203][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_csr_addr = _RANDOM[10'h203][29:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_rob_idx = {_RANDOM[10'h203][31:30], _RANDOM[10'h204][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ldq_idx = _RANDOM[10'h204][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_stq_idx = _RANDOM[10'h204][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_rxq_idx = _RANDOM[10'h204][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_pdst = _RANDOM[10'h204][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_prs1 = _RANDOM[10'h204][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_prs2 = {_RANDOM[10'h204][31], _RANDOM[10'h205][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_prs3 = _RANDOM[10'h205][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ppred = _RANDOM[10'h205][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_prs1_busy = _RANDOM[10'h205][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_prs2_busy = _RANDOM[10'h205][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_prs3_busy = _RANDOM[10'h205][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ppred_busy = _RANDOM[10'h205][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_stale_pdst = _RANDOM[10'h205][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_exception = _RANDOM[10'h205][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_exc_cause = {_RANDOM[10'h205][31:30], _RANDOM[10'h206], _RANDOM[10'h207][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_bypassable = _RANDOM[10'h207][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_mem_cmd = {_RANDOM[10'h207][31], _RANDOM[10'h208][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_mem_size = _RANDOM[10'h208][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_mem_signed = _RANDOM[10'h208][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_fence = _RANDOM[10'h208][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_fencei = _RANDOM[10'h208][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_amo = _RANDOM[10'h208][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_uses_ldq = _RANDOM[10'h208][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_uses_stq = _RANDOM[10'h208][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_sys_pc2epc = _RANDOM[10'h208][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_is_unique = _RANDOM[10'h208][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_flush_on_commit = _RANDOM[10'h208][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ldst_is_rs1 = _RANDOM[10'h208][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ldst = _RANDOM[10'h208][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs1 = _RANDOM[10'h208][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs2 = {_RANDOM[10'h208][31:28], _RANDOM[10'h209][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs3 = _RANDOM[10'h209][7:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_ldst_val = _RANDOM[10'h209][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_dst_rtype = _RANDOM[10'h209][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs1_rtype = _RANDOM[10'h209][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_lrs2_rtype = _RANDOM[10'h209][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_frs3_en = _RANDOM[10'h209][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_fp_val = _RANDOM[10'h209][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_fp_single = _RANDOM[10'h209][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_xcpt_pf_if = _RANDOM[10'h209][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_xcpt_ae_if = _RANDOM[10'h209][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_xcpt_ma_if = _RANDOM[10'h209][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_bp_debug_if = _RANDOM[10'h209][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_bp_xcpt_if = _RANDOM[10'h209][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_debug_fsrc = _RANDOM[10'h209][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_uop_debug_tsrc = _RANDOM[10'h209][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_addr_valid = _RANDOM[10'h209][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_addr_bits = {_RANDOM[10'h209][31:28], _RANDOM[10'h20A], _RANDOM[10'h20B][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_addr_is_virtual = _RANDOM[10'h20B][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_data_valid = _RANDOM[10'h20B][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_data_bits = {_RANDOM[10'h20B][31:6], _RANDOM[10'h20C], _RANDOM[10'h20D][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_committed = _RANDOM[10'h20D][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_5_bits_succeeded = _RANDOM[10'h20D][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_valid = _RANDOM[10'h20F][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_uopc = _RANDOM[10'h20F][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_inst = {_RANDOM[10'h20F][31:16], _RANDOM[10'h210][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_debug_inst = {_RANDOM[10'h210][31:16], _RANDOM[10'h211][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_rvc = _RANDOM[10'h211][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_debug_pc = {_RANDOM[10'h211][31:17], _RANDOM[10'h212][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_iq_type = _RANDOM[10'h212][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_fu_code = {_RANDOM[10'h212][31:28], _RANDOM[10'h213][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_br_type = _RANDOM[10'h213][9:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_op1_sel = _RANDOM[10'h213][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_op2_sel = _RANDOM[10'h213][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_imm_sel = _RANDOM[10'h213][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_op_fcn = _RANDOM[10'h213][21:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_fcn_dw = _RANDOM[10'h213][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_csr_cmd = _RANDOM[10'h213][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_is_load = _RANDOM[10'h213][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_is_sta = _RANDOM[10'h213][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ctrl_is_std = _RANDOM[10'h213][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_iw_state = _RANDOM[10'h213][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_iw_p1_poisoned = _RANDOM[10'h213][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_iw_p2_poisoned = _RANDOM[10'h214][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_br = _RANDOM[10'h214][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_jalr = _RANDOM[10'h214][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_jal = _RANDOM[10'h214][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_sfb = _RANDOM[10'h214][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_br_mask = _RANDOM[10'h214][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_br_tag = _RANDOM[10'h214][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ftq_idx = _RANDOM[10'h214][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_edge_inst = _RANDOM[10'h214][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_pc_lob = {_RANDOM[10'h214][31], _RANDOM[10'h215][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_taken = _RANDOM[10'h215][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_imm_packed = _RANDOM[10'h215][25:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_csr_addr = {_RANDOM[10'h215][31:26], _RANDOM[10'h216][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_rob_idx = _RANDOM[10'h216][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ldq_idx = _RANDOM[10'h216][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_stq_idx = _RANDOM[10'h216][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_rxq_idx = _RANDOM[10'h216][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_pdst = _RANDOM[10'h216][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_prs1 = _RANDOM[10'h217][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_prs2 = _RANDOM[10'h217][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_prs3 = _RANDOM[10'h217][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ppred = _RANDOM[10'h217][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_prs1_busy = _RANDOM[10'h217][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_prs2_busy = _RANDOM[10'h217][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_prs3_busy = _RANDOM[10'h217][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ppred_busy = _RANDOM[10'h217][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_stale_pdst = {_RANDOM[10'h217][31:30], _RANDOM[10'h218][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_exception = _RANDOM[10'h218][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_exc_cause = {_RANDOM[10'h218][31:6], _RANDOM[10'h219], _RANDOM[10'h21A][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_bypassable = _RANDOM[10'h21A][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_mem_cmd = _RANDOM[10'h21A][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_mem_size = _RANDOM[10'h21A][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_mem_signed = _RANDOM[10'h21A][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_fence = _RANDOM[10'h21A][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_fencei = _RANDOM[10'h21A][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_amo = _RANDOM[10'h21A][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_uses_ldq = _RANDOM[10'h21A][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_uses_stq = _RANDOM[10'h21A][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_sys_pc2epc = _RANDOM[10'h21A][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_is_unique = _RANDOM[10'h21A][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_flush_on_commit = _RANDOM[10'h21A][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ldst_is_rs1 = _RANDOM[10'h21A][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ldst = _RANDOM[10'h21A][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs1 = {_RANDOM[10'h21A][31:30], _RANDOM[10'h21B][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs2 = _RANDOM[10'h21B][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs3 = _RANDOM[10'h21B][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_ldst_val = _RANDOM[10'h21B][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_dst_rtype = _RANDOM[10'h21B][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs1_rtype = _RANDOM[10'h21B][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_lrs2_rtype = _RANDOM[10'h21B][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_frs3_en = _RANDOM[10'h21B][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_fp_val = _RANDOM[10'h21B][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_fp_single = _RANDOM[10'h21B][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_xcpt_pf_if = _RANDOM[10'h21B][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_xcpt_ae_if = _RANDOM[10'h21B][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_xcpt_ma_if = _RANDOM[10'h21B][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_bp_debug_if = _RANDOM[10'h21B][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_bp_xcpt_if = _RANDOM[10'h21B][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_debug_fsrc = {_RANDOM[10'h21B][31], _RANDOM[10'h21C][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_uop_debug_tsrc = _RANDOM[10'h21C][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_addr_valid = _RANDOM[10'h21C][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_addr_bits = {_RANDOM[10'h21C][31:4], _RANDOM[10'h21D][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_addr_is_virtual = _RANDOM[10'h21D][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_data_valid = _RANDOM[10'h21D][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_data_bits = {_RANDOM[10'h21D][31:14], _RANDOM[10'h21E], _RANDOM[10'h21F][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_committed = _RANDOM[10'h21F][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_6_bits_succeeded = _RANDOM[10'h21F][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_valid = _RANDOM[10'h221][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_uopc = _RANDOM[10'h221][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_inst = {_RANDOM[10'h221][31:24], _RANDOM[10'h222][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_debug_inst = {_RANDOM[10'h222][31:24], _RANDOM[10'h223][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_rvc = _RANDOM[10'h223][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_debug_pc = {_RANDOM[10'h223][31:25], _RANDOM[10'h224], _RANDOM[10'h225][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_iq_type = _RANDOM[10'h225][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_fu_code = _RANDOM[10'h225][13:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_br_type = _RANDOM[10'h225][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_op1_sel = _RANDOM[10'h225][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_op2_sel = _RANDOM[10'h225][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_imm_sel = _RANDOM[10'h225][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_op_fcn = _RANDOM[10'h225][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_fcn_dw = _RANDOM[10'h225][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_csr_cmd = {_RANDOM[10'h225][31], _RANDOM[10'h226][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_is_load = _RANDOM[10'h226][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_is_sta = _RANDOM[10'h226][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ctrl_is_std = _RANDOM[10'h226][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_iw_state = _RANDOM[10'h226][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_iw_p1_poisoned = _RANDOM[10'h226][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_iw_p2_poisoned = _RANDOM[10'h226][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_br = _RANDOM[10'h226][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_jalr = _RANDOM[10'h226][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_jal = _RANDOM[10'h226][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_sfb = _RANDOM[10'h226][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_br_mask = _RANDOM[10'h226][28:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_br_tag = {_RANDOM[10'h226][31:29], _RANDOM[10'h227][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ftq_idx = _RANDOM[10'h227][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_edge_inst = _RANDOM[10'h227][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_pc_lob = _RANDOM[10'h227][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_taken = _RANDOM[10'h227][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_imm_packed = {_RANDOM[10'h227][31:14], _RANDOM[10'h228][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_csr_addr = _RANDOM[10'h228][13:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_rob_idx = _RANDOM[10'h228][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ldq_idx = _RANDOM[10'h228][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_stq_idx = _RANDOM[10'h228][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_rxq_idx = {_RANDOM[10'h228][31], _RANDOM[10'h229][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_pdst = _RANDOM[10'h229][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_prs1 = _RANDOM[10'h229][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_prs2 = _RANDOM[10'h229][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_prs3 = _RANDOM[10'h229][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ppred = {_RANDOM[10'h229][31:29], _RANDOM[10'h22A][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_prs1_busy = _RANDOM[10'h22A][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_prs2_busy = _RANDOM[10'h22A][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_prs3_busy = _RANDOM[10'h22A][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ppred_busy = _RANDOM[10'h22A][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_stale_pdst = _RANDOM[10'h22A][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_exception = _RANDOM[10'h22A][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_exc_cause = {_RANDOM[10'h22A][31:14], _RANDOM[10'h22B], _RANDOM[10'h22C][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_bypassable = _RANDOM[10'h22C][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_mem_cmd = _RANDOM[10'h22C][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_mem_size = _RANDOM[10'h22C][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_mem_signed = _RANDOM[10'h22C][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_fence = _RANDOM[10'h22C][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_fencei = _RANDOM[10'h22C][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_amo = _RANDOM[10'h22C][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_uses_ldq = _RANDOM[10'h22C][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_uses_stq = _RANDOM[10'h22C][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_sys_pc2epc = _RANDOM[10'h22C][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_is_unique = _RANDOM[10'h22C][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_flush_on_commit = _RANDOM[10'h22C][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ldst_is_rs1 = _RANDOM[10'h22C][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ldst = _RANDOM[10'h22D][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs1 = _RANDOM[10'h22D][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs2 = _RANDOM[10'h22D][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs3 = _RANDOM[10'h22D][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_ldst_val = _RANDOM[10'h22D][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_dst_rtype = _RANDOM[10'h22D][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs1_rtype = _RANDOM[10'h22D][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_lrs2_rtype = _RANDOM[10'h22D][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_frs3_en = _RANDOM[10'h22D][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_fp_val = _RANDOM[10'h22E][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_fp_single = _RANDOM[10'h22E][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_xcpt_pf_if = _RANDOM[10'h22E][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_xcpt_ae_if = _RANDOM[10'h22E][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_xcpt_ma_if = _RANDOM[10'h22E][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_bp_debug_if = _RANDOM[10'h22E][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_bp_xcpt_if = _RANDOM[10'h22E][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_debug_fsrc = _RANDOM[10'h22E][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_uop_debug_tsrc = _RANDOM[10'h22E][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_addr_valid = _RANDOM[10'h22E][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_addr_bits = {_RANDOM[10'h22E][31:12], _RANDOM[10'h22F][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_addr_is_virtual = _RANDOM[10'h22F][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_data_valid = _RANDOM[10'h22F][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_data_bits = {_RANDOM[10'h22F][31:22], _RANDOM[10'h230], _RANDOM[10'h231][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_committed = _RANDOM[10'h231][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_7_bits_succeeded = _RANDOM[10'h231][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_valid = _RANDOM[10'h233][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_uopc = _RANDOM[10'h233][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_inst = _RANDOM[10'h234];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_debug_inst = _RANDOM[10'h235];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_rvc = _RANDOM[10'h236][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_debug_pc = {_RANDOM[10'h236][31:1], _RANDOM[10'h237][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_iq_type = _RANDOM[10'h237][11:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_fu_code = _RANDOM[10'h237][21:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_br_type = _RANDOM[10'h237][25:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_op1_sel = _RANDOM[10'h237][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_op2_sel = _RANDOM[10'h237][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_imm_sel = {_RANDOM[10'h237][31], _RANDOM[10'h238][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_op_fcn = _RANDOM[10'h238][5:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_fcn_dw = _RANDOM[10'h238][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_csr_cmd = _RANDOM[10'h238][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_is_load = _RANDOM[10'h238][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_is_sta = _RANDOM[10'h238][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ctrl_is_std = _RANDOM[10'h238][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_iw_state = _RANDOM[10'h238][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_iw_p1_poisoned = _RANDOM[10'h238][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_iw_p2_poisoned = _RANDOM[10'h238][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_br = _RANDOM[10'h238][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_jalr = _RANDOM[10'h238][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_jal = _RANDOM[10'h238][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_sfb = _RANDOM[10'h238][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_br_mask = {_RANDOM[10'h238][31:21], _RANDOM[10'h239][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_br_tag = _RANDOM[10'h239][8:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ftq_idx = _RANDOM[10'h239][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_edge_inst = _RANDOM[10'h239][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_pc_lob = _RANDOM[10'h239][20:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_taken = _RANDOM[10'h239][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_imm_packed = {_RANDOM[10'h239][31:22], _RANDOM[10'h23A][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_csr_addr = _RANDOM[10'h23A][21:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_rob_idx = _RANDOM[10'h23A][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ldq_idx = {_RANDOM[10'h23A][31:29], _RANDOM[10'h23B][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_stq_idx = _RANDOM[10'h23B][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_rxq_idx = _RANDOM[10'h23B][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_pdst = _RANDOM[10'h23B][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_prs1 = _RANDOM[10'h23B][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_prs2 = _RANDOM[10'h23B][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_prs3 = {_RANDOM[10'h23B][31:30], _RANDOM[10'h23C][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ppred = _RANDOM[10'h23C][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_prs1_busy = _RANDOM[10'h23C][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_prs2_busy = _RANDOM[10'h23C][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_prs3_busy = _RANDOM[10'h23C][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ppred_busy = _RANDOM[10'h23C][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_stale_pdst = _RANDOM[10'h23C][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_exception = _RANDOM[10'h23C][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_exc_cause = {_RANDOM[10'h23C][31:22], _RANDOM[10'h23D], _RANDOM[10'h23E][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_bypassable = _RANDOM[10'h23E][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_mem_cmd = _RANDOM[10'h23E][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_mem_size = _RANDOM[10'h23E][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_mem_signed = _RANDOM[10'h23E][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_fence = _RANDOM[10'h23E][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_fencei = _RANDOM[10'h23F][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_amo = _RANDOM[10'h23F][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_uses_ldq = _RANDOM[10'h23F][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_uses_stq = _RANDOM[10'h23F][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_sys_pc2epc = _RANDOM[10'h23F][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_is_unique = _RANDOM[10'h23F][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_flush_on_commit = _RANDOM[10'h23F][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ldst_is_rs1 = _RANDOM[10'h23F][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ldst = _RANDOM[10'h23F][13:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs1 = _RANDOM[10'h23F][19:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs2 = _RANDOM[10'h23F][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs3 = _RANDOM[10'h23F][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_ldst_val = _RANDOM[10'h240][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_dst_rtype = _RANDOM[10'h240][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs1_rtype = _RANDOM[10'h240][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_lrs2_rtype = _RANDOM[10'h240][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_frs3_en = _RANDOM[10'h240][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_fp_val = _RANDOM[10'h240][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_fp_single = _RANDOM[10'h240][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_xcpt_pf_if = _RANDOM[10'h240][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_xcpt_ae_if = _RANDOM[10'h240][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_xcpt_ma_if = _RANDOM[10'h240][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_bp_debug_if = _RANDOM[10'h240][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_bp_xcpt_if = _RANDOM[10'h240][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_debug_fsrc = _RANDOM[10'h240][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_uop_debug_tsrc = _RANDOM[10'h240][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_addr_valid = _RANDOM[10'h240][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_addr_bits = {_RANDOM[10'h240][31:20], _RANDOM[10'h241][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_addr_is_virtual = _RANDOM[10'h241][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_data_valid = _RANDOM[10'h241][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_data_bits = {_RANDOM[10'h241][31:30], _RANDOM[10'h242], _RANDOM[10'h243][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_committed = _RANDOM[10'h243][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_8_bits_succeeded = _RANDOM[10'h243][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_valid = _RANDOM[10'h246][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_uopc = _RANDOM[10'h246][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_inst = {_RANDOM[10'h246][31:8], _RANDOM[10'h247][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_debug_inst = {_RANDOM[10'h247][31:8], _RANDOM[10'h248][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_rvc = _RANDOM[10'h248][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_debug_pc = {_RANDOM[10'h248][31:9], _RANDOM[10'h249][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_iq_type = _RANDOM[10'h249][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_fu_code = _RANDOM[10'h249][29:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_br_type = {_RANDOM[10'h249][31:30], _RANDOM[10'h24A][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_op1_sel = _RANDOM[10'h24A][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_op2_sel = _RANDOM[10'h24A][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_imm_sel = _RANDOM[10'h24A][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_op_fcn = _RANDOM[10'h24A][13:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_fcn_dw = _RANDOM[10'h24A][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_csr_cmd = _RANDOM[10'h24A][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_is_load = _RANDOM[10'h24A][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_is_sta = _RANDOM[10'h24A][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ctrl_is_std = _RANDOM[10'h24A][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_iw_state = _RANDOM[10'h24A][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_iw_p1_poisoned = _RANDOM[10'h24A][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_iw_p2_poisoned = _RANDOM[10'h24A][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_br = _RANDOM[10'h24A][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_jalr = _RANDOM[10'h24A][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_jal = _RANDOM[10'h24A][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_sfb = _RANDOM[10'h24A][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_br_mask = {_RANDOM[10'h24A][31:29], _RANDOM[10'h24B][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_br_tag = _RANDOM[10'h24B][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ftq_idx = _RANDOM[10'h24B][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_edge_inst = _RANDOM[10'h24B][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_pc_lob = _RANDOM[10'h24B][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_taken = _RANDOM[10'h24B][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_imm_packed = {_RANDOM[10'h24B][31:30], _RANDOM[10'h24C][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_csr_addr = _RANDOM[10'h24C][29:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_rob_idx = {_RANDOM[10'h24C][31:30], _RANDOM[10'h24D][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ldq_idx = _RANDOM[10'h24D][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_stq_idx = _RANDOM[10'h24D][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_rxq_idx = _RANDOM[10'h24D][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_pdst = _RANDOM[10'h24D][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_prs1 = _RANDOM[10'h24D][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_prs2 = {_RANDOM[10'h24D][31], _RANDOM[10'h24E][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_prs3 = _RANDOM[10'h24E][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ppred = _RANDOM[10'h24E][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_prs1_busy = _RANDOM[10'h24E][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_prs2_busy = _RANDOM[10'h24E][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_prs3_busy = _RANDOM[10'h24E][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ppred_busy = _RANDOM[10'h24E][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_stale_pdst = _RANDOM[10'h24E][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_exception = _RANDOM[10'h24E][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_exc_cause = {_RANDOM[10'h24E][31:30], _RANDOM[10'h24F], _RANDOM[10'h250][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_bypassable = _RANDOM[10'h250][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_mem_cmd = {_RANDOM[10'h250][31], _RANDOM[10'h251][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_mem_size = _RANDOM[10'h251][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_mem_signed = _RANDOM[10'h251][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_fence = _RANDOM[10'h251][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_fencei = _RANDOM[10'h251][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_amo = _RANDOM[10'h251][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_uses_ldq = _RANDOM[10'h251][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_uses_stq = _RANDOM[10'h251][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_sys_pc2epc = _RANDOM[10'h251][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_is_unique = _RANDOM[10'h251][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_flush_on_commit = _RANDOM[10'h251][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ldst_is_rs1 = _RANDOM[10'h251][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ldst = _RANDOM[10'h251][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs1 = _RANDOM[10'h251][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs2 = {_RANDOM[10'h251][31:28], _RANDOM[10'h252][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs3 = _RANDOM[10'h252][7:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_ldst_val = _RANDOM[10'h252][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_dst_rtype = _RANDOM[10'h252][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs1_rtype = _RANDOM[10'h252][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_lrs2_rtype = _RANDOM[10'h252][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_frs3_en = _RANDOM[10'h252][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_fp_val = _RANDOM[10'h252][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_fp_single = _RANDOM[10'h252][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_xcpt_pf_if = _RANDOM[10'h252][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_xcpt_ae_if = _RANDOM[10'h252][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_xcpt_ma_if = _RANDOM[10'h252][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_bp_debug_if = _RANDOM[10'h252][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_bp_xcpt_if = _RANDOM[10'h252][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_debug_fsrc = _RANDOM[10'h252][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_uop_debug_tsrc = _RANDOM[10'h252][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_addr_valid = _RANDOM[10'h252][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_addr_bits = {_RANDOM[10'h252][31:28], _RANDOM[10'h253], _RANDOM[10'h254][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_addr_is_virtual = _RANDOM[10'h254][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_data_valid = _RANDOM[10'h254][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_data_bits = {_RANDOM[10'h254][31:6], _RANDOM[10'h255], _RANDOM[10'h256][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_committed = _RANDOM[10'h256][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_9_bits_succeeded = _RANDOM[10'h256][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_valid = _RANDOM[10'h258][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_uopc = _RANDOM[10'h258][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_inst = {_RANDOM[10'h258][31:16], _RANDOM[10'h259][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_debug_inst = {_RANDOM[10'h259][31:16], _RANDOM[10'h25A][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_rvc = _RANDOM[10'h25A][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_debug_pc = {_RANDOM[10'h25A][31:17], _RANDOM[10'h25B][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_iq_type = _RANDOM[10'h25B][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_fu_code = {_RANDOM[10'h25B][31:28], _RANDOM[10'h25C][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_br_type = _RANDOM[10'h25C][9:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_op1_sel = _RANDOM[10'h25C][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_op2_sel = _RANDOM[10'h25C][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_imm_sel = _RANDOM[10'h25C][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_op_fcn = _RANDOM[10'h25C][21:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_fcn_dw = _RANDOM[10'h25C][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_csr_cmd = _RANDOM[10'h25C][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_is_load = _RANDOM[10'h25C][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_is_sta = _RANDOM[10'h25C][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ctrl_is_std = _RANDOM[10'h25C][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_iw_state = _RANDOM[10'h25C][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_iw_p1_poisoned = _RANDOM[10'h25C][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_iw_p2_poisoned = _RANDOM[10'h25D][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_br = _RANDOM[10'h25D][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_jalr = _RANDOM[10'h25D][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_jal = _RANDOM[10'h25D][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_sfb = _RANDOM[10'h25D][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_br_mask = _RANDOM[10'h25D][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_br_tag = _RANDOM[10'h25D][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ftq_idx = _RANDOM[10'h25D][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_edge_inst = _RANDOM[10'h25D][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_pc_lob = {_RANDOM[10'h25D][31], _RANDOM[10'h25E][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_taken = _RANDOM[10'h25E][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_imm_packed = _RANDOM[10'h25E][25:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_csr_addr = {_RANDOM[10'h25E][31:26], _RANDOM[10'h25F][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_rob_idx = _RANDOM[10'h25F][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ldq_idx = _RANDOM[10'h25F][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_stq_idx = _RANDOM[10'h25F][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_rxq_idx = _RANDOM[10'h25F][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_pdst = _RANDOM[10'h25F][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_prs1 = _RANDOM[10'h260][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_prs2 = _RANDOM[10'h260][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_prs3 = _RANDOM[10'h260][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ppred = _RANDOM[10'h260][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_prs1_busy = _RANDOM[10'h260][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_prs2_busy = _RANDOM[10'h260][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_prs3_busy = _RANDOM[10'h260][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ppred_busy = _RANDOM[10'h260][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_stale_pdst = {_RANDOM[10'h260][31:30], _RANDOM[10'h261][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_exception = _RANDOM[10'h261][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_exc_cause = {_RANDOM[10'h261][31:6], _RANDOM[10'h262], _RANDOM[10'h263][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_bypassable = _RANDOM[10'h263][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_mem_cmd = _RANDOM[10'h263][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_mem_size = _RANDOM[10'h263][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_mem_signed = _RANDOM[10'h263][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_fence = _RANDOM[10'h263][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_fencei = _RANDOM[10'h263][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_amo = _RANDOM[10'h263][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_uses_ldq = _RANDOM[10'h263][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_uses_stq = _RANDOM[10'h263][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_sys_pc2epc = _RANDOM[10'h263][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_is_unique = _RANDOM[10'h263][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_flush_on_commit = _RANDOM[10'h263][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ldst_is_rs1 = _RANDOM[10'h263][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ldst = _RANDOM[10'h263][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs1 = {_RANDOM[10'h263][31:30], _RANDOM[10'h264][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs2 = _RANDOM[10'h264][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs3 = _RANDOM[10'h264][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_ldst_val = _RANDOM[10'h264][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_dst_rtype = _RANDOM[10'h264][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs1_rtype = _RANDOM[10'h264][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_lrs2_rtype = _RANDOM[10'h264][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_frs3_en = _RANDOM[10'h264][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_fp_val = _RANDOM[10'h264][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_fp_single = _RANDOM[10'h264][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_xcpt_pf_if = _RANDOM[10'h264][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_xcpt_ae_if = _RANDOM[10'h264][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_xcpt_ma_if = _RANDOM[10'h264][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_bp_debug_if = _RANDOM[10'h264][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_bp_xcpt_if = _RANDOM[10'h264][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_debug_fsrc = {_RANDOM[10'h264][31], _RANDOM[10'h265][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_uop_debug_tsrc = _RANDOM[10'h265][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_addr_valid = _RANDOM[10'h265][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_addr_bits = {_RANDOM[10'h265][31:4], _RANDOM[10'h266][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_addr_is_virtual = _RANDOM[10'h266][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_data_valid = _RANDOM[10'h266][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_data_bits = {_RANDOM[10'h266][31:14], _RANDOM[10'h267], _RANDOM[10'h268][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_committed = _RANDOM[10'h268][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_10_bits_succeeded = _RANDOM[10'h268][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_valid = _RANDOM[10'h26A][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_uopc = _RANDOM[10'h26A][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_inst = {_RANDOM[10'h26A][31:24], _RANDOM[10'h26B][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_debug_inst = {_RANDOM[10'h26B][31:24], _RANDOM[10'h26C][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_rvc = _RANDOM[10'h26C][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_debug_pc = {_RANDOM[10'h26C][31:25], _RANDOM[10'h26D], _RANDOM[10'h26E][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_iq_type = _RANDOM[10'h26E][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_fu_code = _RANDOM[10'h26E][13:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_br_type = _RANDOM[10'h26E][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_op1_sel = _RANDOM[10'h26E][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_op2_sel = _RANDOM[10'h26E][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_imm_sel = _RANDOM[10'h26E][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_op_fcn = _RANDOM[10'h26E][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_fcn_dw = _RANDOM[10'h26E][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_csr_cmd = {_RANDOM[10'h26E][31], _RANDOM[10'h26F][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_is_load = _RANDOM[10'h26F][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_is_sta = _RANDOM[10'h26F][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ctrl_is_std = _RANDOM[10'h26F][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_iw_state = _RANDOM[10'h26F][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_iw_p1_poisoned = _RANDOM[10'h26F][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_iw_p2_poisoned = _RANDOM[10'h26F][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_br = _RANDOM[10'h26F][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_jalr = _RANDOM[10'h26F][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_jal = _RANDOM[10'h26F][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_sfb = _RANDOM[10'h26F][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_br_mask = _RANDOM[10'h26F][28:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_br_tag = {_RANDOM[10'h26F][31:29], _RANDOM[10'h270][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ftq_idx = _RANDOM[10'h270][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_edge_inst = _RANDOM[10'h270][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_pc_lob = _RANDOM[10'h270][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_taken = _RANDOM[10'h270][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_imm_packed = {_RANDOM[10'h270][31:14], _RANDOM[10'h271][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_csr_addr = _RANDOM[10'h271][13:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_rob_idx = _RANDOM[10'h271][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ldq_idx = _RANDOM[10'h271][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_stq_idx = _RANDOM[10'h271][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_rxq_idx = {_RANDOM[10'h271][31], _RANDOM[10'h272][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_pdst = _RANDOM[10'h272][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_prs1 = _RANDOM[10'h272][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_prs2 = _RANDOM[10'h272][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_prs3 = _RANDOM[10'h272][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ppred = {_RANDOM[10'h272][31:29], _RANDOM[10'h273][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_prs1_busy = _RANDOM[10'h273][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_prs2_busy = _RANDOM[10'h273][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_prs3_busy = _RANDOM[10'h273][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ppred_busy = _RANDOM[10'h273][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_stale_pdst = _RANDOM[10'h273][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_exception = _RANDOM[10'h273][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_exc_cause = {_RANDOM[10'h273][31:14], _RANDOM[10'h274], _RANDOM[10'h275][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_bypassable = _RANDOM[10'h275][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_mem_cmd = _RANDOM[10'h275][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_mem_size = _RANDOM[10'h275][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_mem_signed = _RANDOM[10'h275][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_fence = _RANDOM[10'h275][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_fencei = _RANDOM[10'h275][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_amo = _RANDOM[10'h275][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_uses_ldq = _RANDOM[10'h275][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_uses_stq = _RANDOM[10'h275][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_sys_pc2epc = _RANDOM[10'h275][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_is_unique = _RANDOM[10'h275][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_flush_on_commit = _RANDOM[10'h275][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ldst_is_rs1 = _RANDOM[10'h275][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ldst = _RANDOM[10'h276][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs1 = _RANDOM[10'h276][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs2 = _RANDOM[10'h276][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs3 = _RANDOM[10'h276][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_ldst_val = _RANDOM[10'h276][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_dst_rtype = _RANDOM[10'h276][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs1_rtype = _RANDOM[10'h276][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_lrs2_rtype = _RANDOM[10'h276][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_frs3_en = _RANDOM[10'h276][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_fp_val = _RANDOM[10'h277][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_fp_single = _RANDOM[10'h277][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_xcpt_pf_if = _RANDOM[10'h277][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_xcpt_ae_if = _RANDOM[10'h277][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_xcpt_ma_if = _RANDOM[10'h277][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_bp_debug_if = _RANDOM[10'h277][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_bp_xcpt_if = _RANDOM[10'h277][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_debug_fsrc = _RANDOM[10'h277][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_uop_debug_tsrc = _RANDOM[10'h277][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_addr_valid = _RANDOM[10'h277][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_addr_bits = {_RANDOM[10'h277][31:12], _RANDOM[10'h278][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_addr_is_virtual = _RANDOM[10'h278][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_data_valid = _RANDOM[10'h278][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_data_bits = {_RANDOM[10'h278][31:22], _RANDOM[10'h279], _RANDOM[10'h27A][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_committed = _RANDOM[10'h27A][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_11_bits_succeeded = _RANDOM[10'h27A][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_valid = _RANDOM[10'h27C][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_uopc = _RANDOM[10'h27C][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_inst = _RANDOM[10'h27D];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_debug_inst = _RANDOM[10'h27E];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_rvc = _RANDOM[10'h27F][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_debug_pc = {_RANDOM[10'h27F][31:1], _RANDOM[10'h280][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_iq_type = _RANDOM[10'h280][11:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_fu_code = _RANDOM[10'h280][21:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_br_type = _RANDOM[10'h280][25:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_op1_sel = _RANDOM[10'h280][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_op2_sel = _RANDOM[10'h280][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_imm_sel = {_RANDOM[10'h280][31], _RANDOM[10'h281][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_op_fcn = _RANDOM[10'h281][5:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_fcn_dw = _RANDOM[10'h281][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_csr_cmd = _RANDOM[10'h281][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_is_load = _RANDOM[10'h281][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_is_sta = _RANDOM[10'h281][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ctrl_is_std = _RANDOM[10'h281][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_iw_state = _RANDOM[10'h281][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_iw_p1_poisoned = _RANDOM[10'h281][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_iw_p2_poisoned = _RANDOM[10'h281][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_br = _RANDOM[10'h281][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_jalr = _RANDOM[10'h281][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_jal = _RANDOM[10'h281][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_sfb = _RANDOM[10'h281][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_br_mask = {_RANDOM[10'h281][31:21], _RANDOM[10'h282][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_br_tag = _RANDOM[10'h282][8:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ftq_idx = _RANDOM[10'h282][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_edge_inst = _RANDOM[10'h282][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_pc_lob = _RANDOM[10'h282][20:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_taken = _RANDOM[10'h282][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_imm_packed = {_RANDOM[10'h282][31:22], _RANDOM[10'h283][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_csr_addr = _RANDOM[10'h283][21:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_rob_idx = _RANDOM[10'h283][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ldq_idx = {_RANDOM[10'h283][31:29], _RANDOM[10'h284][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_stq_idx = _RANDOM[10'h284][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_rxq_idx = _RANDOM[10'h284][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_pdst = _RANDOM[10'h284][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_prs1 = _RANDOM[10'h284][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_prs2 = _RANDOM[10'h284][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_prs3 = {_RANDOM[10'h284][31:30], _RANDOM[10'h285][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ppred = _RANDOM[10'h285][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_prs1_busy = _RANDOM[10'h285][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_prs2_busy = _RANDOM[10'h285][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_prs3_busy = _RANDOM[10'h285][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ppred_busy = _RANDOM[10'h285][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_stale_pdst = _RANDOM[10'h285][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_exception = _RANDOM[10'h285][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_exc_cause = {_RANDOM[10'h285][31:22], _RANDOM[10'h286], _RANDOM[10'h287][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_bypassable = _RANDOM[10'h287][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_mem_cmd = _RANDOM[10'h287][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_mem_size = _RANDOM[10'h287][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_mem_signed = _RANDOM[10'h287][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_fence = _RANDOM[10'h287][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_fencei = _RANDOM[10'h288][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_amo = _RANDOM[10'h288][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_uses_ldq = _RANDOM[10'h288][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_uses_stq = _RANDOM[10'h288][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_sys_pc2epc = _RANDOM[10'h288][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_is_unique = _RANDOM[10'h288][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_flush_on_commit = _RANDOM[10'h288][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ldst_is_rs1 = _RANDOM[10'h288][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ldst = _RANDOM[10'h288][13:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs1 = _RANDOM[10'h288][19:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs2 = _RANDOM[10'h288][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs3 = _RANDOM[10'h288][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_ldst_val = _RANDOM[10'h289][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_dst_rtype = _RANDOM[10'h289][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs1_rtype = _RANDOM[10'h289][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_lrs2_rtype = _RANDOM[10'h289][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_frs3_en = _RANDOM[10'h289][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_fp_val = _RANDOM[10'h289][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_fp_single = _RANDOM[10'h289][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_xcpt_pf_if = _RANDOM[10'h289][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_xcpt_ae_if = _RANDOM[10'h289][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_xcpt_ma_if = _RANDOM[10'h289][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_bp_debug_if = _RANDOM[10'h289][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_bp_xcpt_if = _RANDOM[10'h289][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_debug_fsrc = _RANDOM[10'h289][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_uop_debug_tsrc = _RANDOM[10'h289][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_addr_valid = _RANDOM[10'h289][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_addr_bits = {_RANDOM[10'h289][31:20], _RANDOM[10'h28A][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_addr_is_virtual = _RANDOM[10'h28A][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_data_valid = _RANDOM[10'h28A][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_data_bits = {_RANDOM[10'h28A][31:30], _RANDOM[10'h28B], _RANDOM[10'h28C][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_committed = _RANDOM[10'h28C][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_12_bits_succeeded = _RANDOM[10'h28C][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_valid = _RANDOM[10'h28F][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_uopc = _RANDOM[10'h28F][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_inst = {_RANDOM[10'h28F][31:8], _RANDOM[10'h290][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_debug_inst = {_RANDOM[10'h290][31:8], _RANDOM[10'h291][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_rvc = _RANDOM[10'h291][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_debug_pc = {_RANDOM[10'h291][31:9], _RANDOM[10'h292][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_iq_type = _RANDOM[10'h292][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_fu_code = _RANDOM[10'h292][29:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_br_type = {_RANDOM[10'h292][31:30], _RANDOM[10'h293][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_op1_sel = _RANDOM[10'h293][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_op2_sel = _RANDOM[10'h293][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_imm_sel = _RANDOM[10'h293][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_op_fcn = _RANDOM[10'h293][13:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_fcn_dw = _RANDOM[10'h293][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_csr_cmd = _RANDOM[10'h293][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_is_load = _RANDOM[10'h293][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_is_sta = _RANDOM[10'h293][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ctrl_is_std = _RANDOM[10'h293][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_iw_state = _RANDOM[10'h293][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_iw_p1_poisoned = _RANDOM[10'h293][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_iw_p2_poisoned = _RANDOM[10'h293][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_br = _RANDOM[10'h293][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_jalr = _RANDOM[10'h293][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_jal = _RANDOM[10'h293][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_sfb = _RANDOM[10'h293][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_br_mask = {_RANDOM[10'h293][31:29], _RANDOM[10'h294][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_br_tag = _RANDOM[10'h294][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ftq_idx = _RANDOM[10'h294][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_edge_inst = _RANDOM[10'h294][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_pc_lob = _RANDOM[10'h294][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_taken = _RANDOM[10'h294][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_imm_packed = {_RANDOM[10'h294][31:30], _RANDOM[10'h295][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_csr_addr = _RANDOM[10'h295][29:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_rob_idx = {_RANDOM[10'h295][31:30], _RANDOM[10'h296][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ldq_idx = _RANDOM[10'h296][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_stq_idx = _RANDOM[10'h296][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_rxq_idx = _RANDOM[10'h296][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_pdst = _RANDOM[10'h296][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_prs1 = _RANDOM[10'h296][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_prs2 = {_RANDOM[10'h296][31], _RANDOM[10'h297][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_prs3 = _RANDOM[10'h297][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ppred = _RANDOM[10'h297][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_prs1_busy = _RANDOM[10'h297][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_prs2_busy = _RANDOM[10'h297][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_prs3_busy = _RANDOM[10'h297][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ppred_busy = _RANDOM[10'h297][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_stale_pdst = _RANDOM[10'h297][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_exception = _RANDOM[10'h297][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_exc_cause = {_RANDOM[10'h297][31:30], _RANDOM[10'h298], _RANDOM[10'h299][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_bypassable = _RANDOM[10'h299][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_mem_cmd = {_RANDOM[10'h299][31], _RANDOM[10'h29A][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_mem_size = _RANDOM[10'h29A][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_mem_signed = _RANDOM[10'h29A][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_fence = _RANDOM[10'h29A][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_fencei = _RANDOM[10'h29A][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_amo = _RANDOM[10'h29A][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_uses_ldq = _RANDOM[10'h29A][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_uses_stq = _RANDOM[10'h29A][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_sys_pc2epc = _RANDOM[10'h29A][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_is_unique = _RANDOM[10'h29A][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_flush_on_commit = _RANDOM[10'h29A][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ldst_is_rs1 = _RANDOM[10'h29A][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ldst = _RANDOM[10'h29A][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs1 = _RANDOM[10'h29A][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs2 = {_RANDOM[10'h29A][31:28], _RANDOM[10'h29B][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs3 = _RANDOM[10'h29B][7:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_ldst_val = _RANDOM[10'h29B][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_dst_rtype = _RANDOM[10'h29B][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs1_rtype = _RANDOM[10'h29B][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_lrs2_rtype = _RANDOM[10'h29B][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_frs3_en = _RANDOM[10'h29B][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_fp_val = _RANDOM[10'h29B][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_fp_single = _RANDOM[10'h29B][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_xcpt_pf_if = _RANDOM[10'h29B][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_xcpt_ae_if = _RANDOM[10'h29B][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_xcpt_ma_if = _RANDOM[10'h29B][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_bp_debug_if = _RANDOM[10'h29B][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_bp_xcpt_if = _RANDOM[10'h29B][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_debug_fsrc = _RANDOM[10'h29B][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_uop_debug_tsrc = _RANDOM[10'h29B][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_addr_valid = _RANDOM[10'h29B][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_addr_bits = {_RANDOM[10'h29B][31:28], _RANDOM[10'h29C], _RANDOM[10'h29D][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_addr_is_virtual = _RANDOM[10'h29D][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_data_valid = _RANDOM[10'h29D][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_data_bits = {_RANDOM[10'h29D][31:6], _RANDOM[10'h29E], _RANDOM[10'h29F][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_committed = _RANDOM[10'h29F][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_13_bits_succeeded = _RANDOM[10'h29F][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_valid = _RANDOM[10'h2A1][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_uopc = _RANDOM[10'h2A1][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_inst = {_RANDOM[10'h2A1][31:16], _RANDOM[10'h2A2][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_debug_inst = {_RANDOM[10'h2A2][31:16], _RANDOM[10'h2A3][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_rvc = _RANDOM[10'h2A3][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_debug_pc = {_RANDOM[10'h2A3][31:17], _RANDOM[10'h2A4][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_iq_type = _RANDOM[10'h2A4][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_fu_code = {_RANDOM[10'h2A4][31:28], _RANDOM[10'h2A5][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_br_type = _RANDOM[10'h2A5][9:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_op1_sel = _RANDOM[10'h2A5][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_op2_sel = _RANDOM[10'h2A5][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_imm_sel = _RANDOM[10'h2A5][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_op_fcn = _RANDOM[10'h2A5][21:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_fcn_dw = _RANDOM[10'h2A5][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_csr_cmd = _RANDOM[10'h2A5][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_is_load = _RANDOM[10'h2A5][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_is_sta = _RANDOM[10'h2A5][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ctrl_is_std = _RANDOM[10'h2A5][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_iw_state = _RANDOM[10'h2A5][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_iw_p1_poisoned = _RANDOM[10'h2A5][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_iw_p2_poisoned = _RANDOM[10'h2A6][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_br = _RANDOM[10'h2A6][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_jalr = _RANDOM[10'h2A6][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_jal = _RANDOM[10'h2A6][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_sfb = _RANDOM[10'h2A6][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_br_mask = _RANDOM[10'h2A6][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_br_tag = _RANDOM[10'h2A6][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ftq_idx = _RANDOM[10'h2A6][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_edge_inst = _RANDOM[10'h2A6][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_pc_lob = {_RANDOM[10'h2A6][31], _RANDOM[10'h2A7][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_taken = _RANDOM[10'h2A7][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_imm_packed = _RANDOM[10'h2A7][25:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_csr_addr = {_RANDOM[10'h2A7][31:26], _RANDOM[10'h2A8][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_rob_idx = _RANDOM[10'h2A8][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ldq_idx = _RANDOM[10'h2A8][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_stq_idx = _RANDOM[10'h2A8][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_rxq_idx = _RANDOM[10'h2A8][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_pdst = _RANDOM[10'h2A8][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_prs1 = _RANDOM[10'h2A9][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_prs2 = _RANDOM[10'h2A9][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_prs3 = _RANDOM[10'h2A9][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ppred = _RANDOM[10'h2A9][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_prs1_busy = _RANDOM[10'h2A9][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_prs2_busy = _RANDOM[10'h2A9][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_prs3_busy = _RANDOM[10'h2A9][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ppred_busy = _RANDOM[10'h2A9][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_stale_pdst = {_RANDOM[10'h2A9][31:30], _RANDOM[10'h2AA][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_exception = _RANDOM[10'h2AA][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_exc_cause = {_RANDOM[10'h2AA][31:6], _RANDOM[10'h2AB], _RANDOM[10'h2AC][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_bypassable = _RANDOM[10'h2AC][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_mem_cmd = _RANDOM[10'h2AC][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_mem_size = _RANDOM[10'h2AC][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_mem_signed = _RANDOM[10'h2AC][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_fence = _RANDOM[10'h2AC][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_fencei = _RANDOM[10'h2AC][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_amo = _RANDOM[10'h2AC][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_uses_ldq = _RANDOM[10'h2AC][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_uses_stq = _RANDOM[10'h2AC][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_sys_pc2epc = _RANDOM[10'h2AC][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_is_unique = _RANDOM[10'h2AC][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_flush_on_commit = _RANDOM[10'h2AC][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ldst_is_rs1 = _RANDOM[10'h2AC][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ldst = _RANDOM[10'h2AC][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs1 = {_RANDOM[10'h2AC][31:30], _RANDOM[10'h2AD][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs2 = _RANDOM[10'h2AD][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs3 = _RANDOM[10'h2AD][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_ldst_val = _RANDOM[10'h2AD][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_dst_rtype = _RANDOM[10'h2AD][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs1_rtype = _RANDOM[10'h2AD][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_lrs2_rtype = _RANDOM[10'h2AD][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_frs3_en = _RANDOM[10'h2AD][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_fp_val = _RANDOM[10'h2AD][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_fp_single = _RANDOM[10'h2AD][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_xcpt_pf_if = _RANDOM[10'h2AD][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_xcpt_ae_if = _RANDOM[10'h2AD][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_xcpt_ma_if = _RANDOM[10'h2AD][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_bp_debug_if = _RANDOM[10'h2AD][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_bp_xcpt_if = _RANDOM[10'h2AD][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_debug_fsrc = {_RANDOM[10'h2AD][31], _RANDOM[10'h2AE][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_uop_debug_tsrc = _RANDOM[10'h2AE][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_addr_valid = _RANDOM[10'h2AE][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_addr_bits = {_RANDOM[10'h2AE][31:4], _RANDOM[10'h2AF][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_addr_is_virtual = _RANDOM[10'h2AF][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_data_valid = _RANDOM[10'h2AF][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_data_bits = {_RANDOM[10'h2AF][31:14], _RANDOM[10'h2B0], _RANDOM[10'h2B1][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_committed = _RANDOM[10'h2B1][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_14_bits_succeeded = _RANDOM[10'h2B1][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_valid = _RANDOM[10'h2B3][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_uopc = _RANDOM[10'h2B3][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_inst = {_RANDOM[10'h2B3][31:24], _RANDOM[10'h2B4][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_debug_inst = {_RANDOM[10'h2B4][31:24], _RANDOM[10'h2B5][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_rvc = _RANDOM[10'h2B5][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_debug_pc = {_RANDOM[10'h2B5][31:25], _RANDOM[10'h2B6], _RANDOM[10'h2B7][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_iq_type = _RANDOM[10'h2B7][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_fu_code = _RANDOM[10'h2B7][13:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_br_type = _RANDOM[10'h2B7][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_op1_sel = _RANDOM[10'h2B7][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_op2_sel = _RANDOM[10'h2B7][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_imm_sel = _RANDOM[10'h2B7][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_op_fcn = _RANDOM[10'h2B7][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_fcn_dw = _RANDOM[10'h2B7][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_csr_cmd = {_RANDOM[10'h2B7][31], _RANDOM[10'h2B8][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_is_load = _RANDOM[10'h2B8][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_is_sta = _RANDOM[10'h2B8][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ctrl_is_std = _RANDOM[10'h2B8][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_iw_state = _RANDOM[10'h2B8][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_iw_p1_poisoned = _RANDOM[10'h2B8][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_iw_p2_poisoned = _RANDOM[10'h2B8][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_br = _RANDOM[10'h2B8][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_jalr = _RANDOM[10'h2B8][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_jal = _RANDOM[10'h2B8][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_sfb = _RANDOM[10'h2B8][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_br_mask = _RANDOM[10'h2B8][28:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_br_tag = {_RANDOM[10'h2B8][31:29], _RANDOM[10'h2B9][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ftq_idx = _RANDOM[10'h2B9][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_edge_inst = _RANDOM[10'h2B9][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_pc_lob = _RANDOM[10'h2B9][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_taken = _RANDOM[10'h2B9][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_imm_packed = {_RANDOM[10'h2B9][31:14], _RANDOM[10'h2BA][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_csr_addr = _RANDOM[10'h2BA][13:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_rob_idx = _RANDOM[10'h2BA][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ldq_idx = _RANDOM[10'h2BA][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_stq_idx = _RANDOM[10'h2BA][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_rxq_idx = {_RANDOM[10'h2BA][31], _RANDOM[10'h2BB][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_pdst = _RANDOM[10'h2BB][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_prs1 = _RANDOM[10'h2BB][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_prs2 = _RANDOM[10'h2BB][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_prs3 = _RANDOM[10'h2BB][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ppred = {_RANDOM[10'h2BB][31:29], _RANDOM[10'h2BC][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_prs1_busy = _RANDOM[10'h2BC][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_prs2_busy = _RANDOM[10'h2BC][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_prs3_busy = _RANDOM[10'h2BC][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ppred_busy = _RANDOM[10'h2BC][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_stale_pdst = _RANDOM[10'h2BC][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_exception = _RANDOM[10'h2BC][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_exc_cause = {_RANDOM[10'h2BC][31:14], _RANDOM[10'h2BD], _RANDOM[10'h2BE][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_bypassable = _RANDOM[10'h2BE][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_mem_cmd = _RANDOM[10'h2BE][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_mem_size = _RANDOM[10'h2BE][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_mem_signed = _RANDOM[10'h2BE][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_fence = _RANDOM[10'h2BE][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_fencei = _RANDOM[10'h2BE][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_amo = _RANDOM[10'h2BE][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_uses_ldq = _RANDOM[10'h2BE][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_uses_stq = _RANDOM[10'h2BE][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_sys_pc2epc = _RANDOM[10'h2BE][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_is_unique = _RANDOM[10'h2BE][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_flush_on_commit = _RANDOM[10'h2BE][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ldst_is_rs1 = _RANDOM[10'h2BE][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ldst = _RANDOM[10'h2BF][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs1 = _RANDOM[10'h2BF][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs2 = _RANDOM[10'h2BF][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs3 = _RANDOM[10'h2BF][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_ldst_val = _RANDOM[10'h2BF][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_dst_rtype = _RANDOM[10'h2BF][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs1_rtype = _RANDOM[10'h2BF][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_lrs2_rtype = _RANDOM[10'h2BF][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_frs3_en = _RANDOM[10'h2BF][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_fp_val = _RANDOM[10'h2C0][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_fp_single = _RANDOM[10'h2C0][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_xcpt_pf_if = _RANDOM[10'h2C0][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_xcpt_ae_if = _RANDOM[10'h2C0][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_xcpt_ma_if = _RANDOM[10'h2C0][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_bp_debug_if = _RANDOM[10'h2C0][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_bp_xcpt_if = _RANDOM[10'h2C0][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_debug_fsrc = _RANDOM[10'h2C0][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_uop_debug_tsrc = _RANDOM[10'h2C0][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_addr_valid = _RANDOM[10'h2C0][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_addr_bits = {_RANDOM[10'h2C0][31:12], _RANDOM[10'h2C1][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_addr_is_virtual = _RANDOM[10'h2C1][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_data_valid = _RANDOM[10'h2C1][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_data_bits = {_RANDOM[10'h2C1][31:22], _RANDOM[10'h2C2], _RANDOM[10'h2C3][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_committed = _RANDOM[10'h2C3][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_15_bits_succeeded = _RANDOM[10'h2C3][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_valid = _RANDOM[10'h2C5][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_uopc = _RANDOM[10'h2C5][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_inst = _RANDOM[10'h2C6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_debug_inst = _RANDOM[10'h2C7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_rvc = _RANDOM[10'h2C8][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_debug_pc = {_RANDOM[10'h2C8][31:1], _RANDOM[10'h2C9][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_iq_type = _RANDOM[10'h2C9][11:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_fu_code = _RANDOM[10'h2C9][21:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_br_type = _RANDOM[10'h2C9][25:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_op1_sel = _RANDOM[10'h2C9][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_op2_sel = _RANDOM[10'h2C9][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_imm_sel = {_RANDOM[10'h2C9][31], _RANDOM[10'h2CA][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_op_fcn = _RANDOM[10'h2CA][5:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_fcn_dw = _RANDOM[10'h2CA][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_csr_cmd = _RANDOM[10'h2CA][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_is_load = _RANDOM[10'h2CA][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_is_sta = _RANDOM[10'h2CA][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ctrl_is_std = _RANDOM[10'h2CA][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_iw_state = _RANDOM[10'h2CA][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_iw_p1_poisoned = _RANDOM[10'h2CA][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_iw_p2_poisoned = _RANDOM[10'h2CA][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_br = _RANDOM[10'h2CA][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_jalr = _RANDOM[10'h2CA][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_jal = _RANDOM[10'h2CA][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_sfb = _RANDOM[10'h2CA][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_br_mask = {_RANDOM[10'h2CA][31:21], _RANDOM[10'h2CB][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_br_tag = _RANDOM[10'h2CB][8:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ftq_idx = _RANDOM[10'h2CB][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_edge_inst = _RANDOM[10'h2CB][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_pc_lob = _RANDOM[10'h2CB][20:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_taken = _RANDOM[10'h2CB][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_imm_packed = {_RANDOM[10'h2CB][31:22], _RANDOM[10'h2CC][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_csr_addr = _RANDOM[10'h2CC][21:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_rob_idx = _RANDOM[10'h2CC][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ldq_idx = {_RANDOM[10'h2CC][31:29], _RANDOM[10'h2CD][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_stq_idx = _RANDOM[10'h2CD][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_rxq_idx = _RANDOM[10'h2CD][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_pdst = _RANDOM[10'h2CD][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_prs1 = _RANDOM[10'h2CD][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_prs2 = _RANDOM[10'h2CD][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_prs3 = {_RANDOM[10'h2CD][31:30], _RANDOM[10'h2CE][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ppred = _RANDOM[10'h2CE][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_prs1_busy = _RANDOM[10'h2CE][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_prs2_busy = _RANDOM[10'h2CE][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_prs3_busy = _RANDOM[10'h2CE][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ppred_busy = _RANDOM[10'h2CE][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_stale_pdst = _RANDOM[10'h2CE][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_exception = _RANDOM[10'h2CE][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_exc_cause = {_RANDOM[10'h2CE][31:22], _RANDOM[10'h2CF], _RANDOM[10'h2D0][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_bypassable = _RANDOM[10'h2D0][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_mem_cmd = _RANDOM[10'h2D0][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_mem_size = _RANDOM[10'h2D0][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_mem_signed = _RANDOM[10'h2D0][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_fence = _RANDOM[10'h2D0][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_fencei = _RANDOM[10'h2D1][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_amo = _RANDOM[10'h2D1][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_uses_ldq = _RANDOM[10'h2D1][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_uses_stq = _RANDOM[10'h2D1][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_sys_pc2epc = _RANDOM[10'h2D1][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_is_unique = _RANDOM[10'h2D1][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_flush_on_commit = _RANDOM[10'h2D1][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ldst_is_rs1 = _RANDOM[10'h2D1][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ldst = _RANDOM[10'h2D1][13:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs1 = _RANDOM[10'h2D1][19:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs2 = _RANDOM[10'h2D1][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs3 = _RANDOM[10'h2D1][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_ldst_val = _RANDOM[10'h2D2][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_dst_rtype = _RANDOM[10'h2D2][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs1_rtype = _RANDOM[10'h2D2][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_lrs2_rtype = _RANDOM[10'h2D2][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_frs3_en = _RANDOM[10'h2D2][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_fp_val = _RANDOM[10'h2D2][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_fp_single = _RANDOM[10'h2D2][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_xcpt_pf_if = _RANDOM[10'h2D2][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_xcpt_ae_if = _RANDOM[10'h2D2][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_xcpt_ma_if = _RANDOM[10'h2D2][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_bp_debug_if = _RANDOM[10'h2D2][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_bp_xcpt_if = _RANDOM[10'h2D2][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_debug_fsrc = _RANDOM[10'h2D2][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_uop_debug_tsrc = _RANDOM[10'h2D2][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_addr_valid = _RANDOM[10'h2D2][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_addr_bits = {_RANDOM[10'h2D2][31:20], _RANDOM[10'h2D3][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_addr_is_virtual = _RANDOM[10'h2D3][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_data_valid = _RANDOM[10'h2D3][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_data_bits = {_RANDOM[10'h2D3][31:30], _RANDOM[10'h2D4], _RANDOM[10'h2D5][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_committed = _RANDOM[10'h2D5][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_16_bits_succeeded = _RANDOM[10'h2D5][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_valid = _RANDOM[10'h2D8][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_uopc = _RANDOM[10'h2D8][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_inst = {_RANDOM[10'h2D8][31:8], _RANDOM[10'h2D9][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_debug_inst = {_RANDOM[10'h2D9][31:8], _RANDOM[10'h2DA][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_rvc = _RANDOM[10'h2DA][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_debug_pc = {_RANDOM[10'h2DA][31:9], _RANDOM[10'h2DB][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_iq_type = _RANDOM[10'h2DB][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_fu_code = _RANDOM[10'h2DB][29:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_br_type = {_RANDOM[10'h2DB][31:30], _RANDOM[10'h2DC][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_op1_sel = _RANDOM[10'h2DC][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_op2_sel = _RANDOM[10'h2DC][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_imm_sel = _RANDOM[10'h2DC][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_op_fcn = _RANDOM[10'h2DC][13:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_fcn_dw = _RANDOM[10'h2DC][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_csr_cmd = _RANDOM[10'h2DC][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_is_load = _RANDOM[10'h2DC][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_is_sta = _RANDOM[10'h2DC][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ctrl_is_std = _RANDOM[10'h2DC][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_iw_state = _RANDOM[10'h2DC][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_iw_p1_poisoned = _RANDOM[10'h2DC][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_iw_p2_poisoned = _RANDOM[10'h2DC][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_br = _RANDOM[10'h2DC][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_jalr = _RANDOM[10'h2DC][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_jal = _RANDOM[10'h2DC][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_sfb = _RANDOM[10'h2DC][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_br_mask = {_RANDOM[10'h2DC][31:29], _RANDOM[10'h2DD][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_br_tag = _RANDOM[10'h2DD][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ftq_idx = _RANDOM[10'h2DD][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_edge_inst = _RANDOM[10'h2DD][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_pc_lob = _RANDOM[10'h2DD][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_taken = _RANDOM[10'h2DD][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_imm_packed = {_RANDOM[10'h2DD][31:30], _RANDOM[10'h2DE][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_csr_addr = _RANDOM[10'h2DE][29:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_rob_idx = {_RANDOM[10'h2DE][31:30], _RANDOM[10'h2DF][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ldq_idx = _RANDOM[10'h2DF][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_stq_idx = _RANDOM[10'h2DF][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_rxq_idx = _RANDOM[10'h2DF][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_pdst = _RANDOM[10'h2DF][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_prs1 = _RANDOM[10'h2DF][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_prs2 = {_RANDOM[10'h2DF][31], _RANDOM[10'h2E0][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_prs3 = _RANDOM[10'h2E0][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ppred = _RANDOM[10'h2E0][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_prs1_busy = _RANDOM[10'h2E0][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_prs2_busy = _RANDOM[10'h2E0][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_prs3_busy = _RANDOM[10'h2E0][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ppred_busy = _RANDOM[10'h2E0][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_stale_pdst = _RANDOM[10'h2E0][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_exception = _RANDOM[10'h2E0][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_exc_cause = {_RANDOM[10'h2E0][31:30], _RANDOM[10'h2E1], _RANDOM[10'h2E2][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_bypassable = _RANDOM[10'h2E2][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_mem_cmd = {_RANDOM[10'h2E2][31], _RANDOM[10'h2E3][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_mem_size = _RANDOM[10'h2E3][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_mem_signed = _RANDOM[10'h2E3][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_fence = _RANDOM[10'h2E3][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_fencei = _RANDOM[10'h2E3][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_amo = _RANDOM[10'h2E3][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_uses_ldq = _RANDOM[10'h2E3][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_uses_stq = _RANDOM[10'h2E3][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_sys_pc2epc = _RANDOM[10'h2E3][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_is_unique = _RANDOM[10'h2E3][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_flush_on_commit = _RANDOM[10'h2E3][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ldst_is_rs1 = _RANDOM[10'h2E3][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ldst = _RANDOM[10'h2E3][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs1 = _RANDOM[10'h2E3][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs2 = {_RANDOM[10'h2E3][31:28], _RANDOM[10'h2E4][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs3 = _RANDOM[10'h2E4][7:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_ldst_val = _RANDOM[10'h2E4][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_dst_rtype = _RANDOM[10'h2E4][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs1_rtype = _RANDOM[10'h2E4][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_lrs2_rtype = _RANDOM[10'h2E4][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_frs3_en = _RANDOM[10'h2E4][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_fp_val = _RANDOM[10'h2E4][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_fp_single = _RANDOM[10'h2E4][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_xcpt_pf_if = _RANDOM[10'h2E4][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_xcpt_ae_if = _RANDOM[10'h2E4][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_xcpt_ma_if = _RANDOM[10'h2E4][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_bp_debug_if = _RANDOM[10'h2E4][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_bp_xcpt_if = _RANDOM[10'h2E4][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_debug_fsrc = _RANDOM[10'h2E4][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_uop_debug_tsrc = _RANDOM[10'h2E4][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_addr_valid = _RANDOM[10'h2E4][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_addr_bits = {_RANDOM[10'h2E4][31:28], _RANDOM[10'h2E5], _RANDOM[10'h2E6][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_addr_is_virtual = _RANDOM[10'h2E6][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_data_valid = _RANDOM[10'h2E6][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_data_bits = {_RANDOM[10'h2E6][31:6], _RANDOM[10'h2E7], _RANDOM[10'h2E8][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_committed = _RANDOM[10'h2E8][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_17_bits_succeeded = _RANDOM[10'h2E8][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_valid = _RANDOM[10'h2EA][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_uopc = _RANDOM[10'h2EA][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_inst = {_RANDOM[10'h2EA][31:16], _RANDOM[10'h2EB][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_debug_inst = {_RANDOM[10'h2EB][31:16], _RANDOM[10'h2EC][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_rvc = _RANDOM[10'h2EC][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_debug_pc = {_RANDOM[10'h2EC][31:17], _RANDOM[10'h2ED][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_iq_type = _RANDOM[10'h2ED][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_fu_code = {_RANDOM[10'h2ED][31:28], _RANDOM[10'h2EE][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_br_type = _RANDOM[10'h2EE][9:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_op1_sel = _RANDOM[10'h2EE][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_op2_sel = _RANDOM[10'h2EE][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_imm_sel = _RANDOM[10'h2EE][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_op_fcn = _RANDOM[10'h2EE][21:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_fcn_dw = _RANDOM[10'h2EE][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_csr_cmd = _RANDOM[10'h2EE][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_is_load = _RANDOM[10'h2EE][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_is_sta = _RANDOM[10'h2EE][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ctrl_is_std = _RANDOM[10'h2EE][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_iw_state = _RANDOM[10'h2EE][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_iw_p1_poisoned = _RANDOM[10'h2EE][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_iw_p2_poisoned = _RANDOM[10'h2EF][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_br = _RANDOM[10'h2EF][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_jalr = _RANDOM[10'h2EF][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_jal = _RANDOM[10'h2EF][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_sfb = _RANDOM[10'h2EF][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_br_mask = _RANDOM[10'h2EF][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_br_tag = _RANDOM[10'h2EF][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ftq_idx = _RANDOM[10'h2EF][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_edge_inst = _RANDOM[10'h2EF][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_pc_lob = {_RANDOM[10'h2EF][31], _RANDOM[10'h2F0][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_taken = _RANDOM[10'h2F0][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_imm_packed = _RANDOM[10'h2F0][25:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_csr_addr = {_RANDOM[10'h2F0][31:26], _RANDOM[10'h2F1][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_rob_idx = _RANDOM[10'h2F1][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ldq_idx = _RANDOM[10'h2F1][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_stq_idx = _RANDOM[10'h2F1][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_rxq_idx = _RANDOM[10'h2F1][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_pdst = _RANDOM[10'h2F1][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_prs1 = _RANDOM[10'h2F2][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_prs2 = _RANDOM[10'h2F2][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_prs3 = _RANDOM[10'h2F2][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ppred = _RANDOM[10'h2F2][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_prs1_busy = _RANDOM[10'h2F2][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_prs2_busy = _RANDOM[10'h2F2][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_prs3_busy = _RANDOM[10'h2F2][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ppred_busy = _RANDOM[10'h2F2][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_stale_pdst = {_RANDOM[10'h2F2][31:30], _RANDOM[10'h2F3][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_exception = _RANDOM[10'h2F3][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_exc_cause = {_RANDOM[10'h2F3][31:6], _RANDOM[10'h2F4], _RANDOM[10'h2F5][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_bypassable = _RANDOM[10'h2F5][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_mem_cmd = _RANDOM[10'h2F5][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_mem_size = _RANDOM[10'h2F5][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_mem_signed = _RANDOM[10'h2F5][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_fence = _RANDOM[10'h2F5][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_fencei = _RANDOM[10'h2F5][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_amo = _RANDOM[10'h2F5][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_uses_ldq = _RANDOM[10'h2F5][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_uses_stq = _RANDOM[10'h2F5][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_sys_pc2epc = _RANDOM[10'h2F5][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_is_unique = _RANDOM[10'h2F5][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_flush_on_commit = _RANDOM[10'h2F5][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ldst_is_rs1 = _RANDOM[10'h2F5][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ldst = _RANDOM[10'h2F5][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs1 = {_RANDOM[10'h2F5][31:30], _RANDOM[10'h2F6][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs2 = _RANDOM[10'h2F6][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs3 = _RANDOM[10'h2F6][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_ldst_val = _RANDOM[10'h2F6][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_dst_rtype = _RANDOM[10'h2F6][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs1_rtype = _RANDOM[10'h2F6][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_lrs2_rtype = _RANDOM[10'h2F6][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_frs3_en = _RANDOM[10'h2F6][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_fp_val = _RANDOM[10'h2F6][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_fp_single = _RANDOM[10'h2F6][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_xcpt_pf_if = _RANDOM[10'h2F6][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_xcpt_ae_if = _RANDOM[10'h2F6][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_xcpt_ma_if = _RANDOM[10'h2F6][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_bp_debug_if = _RANDOM[10'h2F6][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_bp_xcpt_if = _RANDOM[10'h2F6][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_debug_fsrc = {_RANDOM[10'h2F6][31], _RANDOM[10'h2F7][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_uop_debug_tsrc = _RANDOM[10'h2F7][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_addr_valid = _RANDOM[10'h2F7][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_addr_bits = {_RANDOM[10'h2F7][31:4], _RANDOM[10'h2F8][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_addr_is_virtual = _RANDOM[10'h2F8][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_data_valid = _RANDOM[10'h2F8][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_data_bits = {_RANDOM[10'h2F8][31:14], _RANDOM[10'h2F9], _RANDOM[10'h2FA][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_committed = _RANDOM[10'h2FA][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_18_bits_succeeded = _RANDOM[10'h2FA][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_valid = _RANDOM[10'h2FC][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_uopc = _RANDOM[10'h2FC][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_inst = {_RANDOM[10'h2FC][31:24], _RANDOM[10'h2FD][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_debug_inst = {_RANDOM[10'h2FD][31:24], _RANDOM[10'h2FE][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_rvc = _RANDOM[10'h2FE][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_debug_pc = {_RANDOM[10'h2FE][31:25], _RANDOM[10'h2FF], _RANDOM[10'h300][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_iq_type = _RANDOM[10'h300][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_fu_code = _RANDOM[10'h300][13:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_br_type = _RANDOM[10'h300][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_op1_sel = _RANDOM[10'h300][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_op2_sel = _RANDOM[10'h300][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_imm_sel = _RANDOM[10'h300][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_op_fcn = _RANDOM[10'h300][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_fcn_dw = _RANDOM[10'h300][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_csr_cmd = {_RANDOM[10'h300][31], _RANDOM[10'h301][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_is_load = _RANDOM[10'h301][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_is_sta = _RANDOM[10'h301][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ctrl_is_std = _RANDOM[10'h301][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_iw_state = _RANDOM[10'h301][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_iw_p1_poisoned = _RANDOM[10'h301][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_iw_p2_poisoned = _RANDOM[10'h301][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_br = _RANDOM[10'h301][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_jalr = _RANDOM[10'h301][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_jal = _RANDOM[10'h301][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_sfb = _RANDOM[10'h301][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_br_mask = _RANDOM[10'h301][28:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_br_tag = {_RANDOM[10'h301][31:29], _RANDOM[10'h302][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ftq_idx = _RANDOM[10'h302][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_edge_inst = _RANDOM[10'h302][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_pc_lob = _RANDOM[10'h302][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_taken = _RANDOM[10'h302][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_imm_packed = {_RANDOM[10'h302][31:14], _RANDOM[10'h303][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_csr_addr = _RANDOM[10'h303][13:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_rob_idx = _RANDOM[10'h303][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ldq_idx = _RANDOM[10'h303][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_stq_idx = _RANDOM[10'h303][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_rxq_idx = {_RANDOM[10'h303][31], _RANDOM[10'h304][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_pdst = _RANDOM[10'h304][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_prs1 = _RANDOM[10'h304][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_prs2 = _RANDOM[10'h304][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_prs3 = _RANDOM[10'h304][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ppred = {_RANDOM[10'h304][31:29], _RANDOM[10'h305][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_prs1_busy = _RANDOM[10'h305][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_prs2_busy = _RANDOM[10'h305][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_prs3_busy = _RANDOM[10'h305][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ppred_busy = _RANDOM[10'h305][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_stale_pdst = _RANDOM[10'h305][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_exception = _RANDOM[10'h305][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_exc_cause = {_RANDOM[10'h305][31:14], _RANDOM[10'h306], _RANDOM[10'h307][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_bypassable = _RANDOM[10'h307][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_mem_cmd = _RANDOM[10'h307][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_mem_size = _RANDOM[10'h307][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_mem_signed = _RANDOM[10'h307][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_fence = _RANDOM[10'h307][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_fencei = _RANDOM[10'h307][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_amo = _RANDOM[10'h307][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_uses_ldq = _RANDOM[10'h307][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_uses_stq = _RANDOM[10'h307][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_sys_pc2epc = _RANDOM[10'h307][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_is_unique = _RANDOM[10'h307][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_flush_on_commit = _RANDOM[10'h307][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ldst_is_rs1 = _RANDOM[10'h307][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ldst = _RANDOM[10'h308][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs1 = _RANDOM[10'h308][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs2 = _RANDOM[10'h308][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs3 = _RANDOM[10'h308][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_ldst_val = _RANDOM[10'h308][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_dst_rtype = _RANDOM[10'h308][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs1_rtype = _RANDOM[10'h308][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_lrs2_rtype = _RANDOM[10'h308][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_frs3_en = _RANDOM[10'h308][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_fp_val = _RANDOM[10'h309][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_fp_single = _RANDOM[10'h309][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_xcpt_pf_if = _RANDOM[10'h309][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_xcpt_ae_if = _RANDOM[10'h309][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_xcpt_ma_if = _RANDOM[10'h309][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_bp_debug_if = _RANDOM[10'h309][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_bp_xcpt_if = _RANDOM[10'h309][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_debug_fsrc = _RANDOM[10'h309][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_uop_debug_tsrc = _RANDOM[10'h309][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_addr_valid = _RANDOM[10'h309][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_addr_bits = {_RANDOM[10'h309][31:12], _RANDOM[10'h30A][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_addr_is_virtual = _RANDOM[10'h30A][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_data_valid = _RANDOM[10'h30A][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_data_bits = {_RANDOM[10'h30A][31:22], _RANDOM[10'h30B], _RANDOM[10'h30C][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_committed = _RANDOM[10'h30C][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_19_bits_succeeded = _RANDOM[10'h30C][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_valid = _RANDOM[10'h30E][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_uopc = _RANDOM[10'h30E][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_inst = _RANDOM[10'h30F];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_debug_inst = _RANDOM[10'h310];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_rvc = _RANDOM[10'h311][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_debug_pc = {_RANDOM[10'h311][31:1], _RANDOM[10'h312][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_iq_type = _RANDOM[10'h312][11:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_fu_code = _RANDOM[10'h312][21:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_br_type = _RANDOM[10'h312][25:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_op1_sel = _RANDOM[10'h312][27:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_op2_sel = _RANDOM[10'h312][30:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_imm_sel = {_RANDOM[10'h312][31], _RANDOM[10'h313][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_op_fcn = _RANDOM[10'h313][5:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_fcn_dw = _RANDOM[10'h313][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_csr_cmd = _RANDOM[10'h313][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_is_load = _RANDOM[10'h313][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_is_sta = _RANDOM[10'h313][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ctrl_is_std = _RANDOM[10'h313][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_iw_state = _RANDOM[10'h313][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_iw_p1_poisoned = _RANDOM[10'h313][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_iw_p2_poisoned = _RANDOM[10'h313][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_br = _RANDOM[10'h313][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_jalr = _RANDOM[10'h313][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_jal = _RANDOM[10'h313][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_sfb = _RANDOM[10'h313][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_br_mask = {_RANDOM[10'h313][31:21], _RANDOM[10'h314][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_br_tag = _RANDOM[10'h314][8:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ftq_idx = _RANDOM[10'h314][13:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_edge_inst = _RANDOM[10'h314][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_pc_lob = _RANDOM[10'h314][20:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_taken = _RANDOM[10'h314][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_imm_packed = {_RANDOM[10'h314][31:22], _RANDOM[10'h315][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_csr_addr = _RANDOM[10'h315][21:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_rob_idx = _RANDOM[10'h315][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ldq_idx = {_RANDOM[10'h315][31:29], _RANDOM[10'h316][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_stq_idx = _RANDOM[10'h316][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_rxq_idx = _RANDOM[10'h316][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_pdst = _RANDOM[10'h316][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_prs1 = _RANDOM[10'h316][22:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_prs2 = _RANDOM[10'h316][29:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_prs3 = {_RANDOM[10'h316][31:30], _RANDOM[10'h317][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ppred = _RANDOM[10'h317][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_prs1_busy = _RANDOM[10'h317][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_prs2_busy = _RANDOM[10'h317][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_prs3_busy = _RANDOM[10'h317][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ppred_busy = _RANDOM[10'h317][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_stale_pdst = _RANDOM[10'h317][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_exception = _RANDOM[10'h317][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_exc_cause = {_RANDOM[10'h317][31:22], _RANDOM[10'h318], _RANDOM[10'h319][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_bypassable = _RANDOM[10'h319][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_mem_cmd = _RANDOM[10'h319][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_mem_size = _RANDOM[10'h319][29:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_mem_signed = _RANDOM[10'h319][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_fence = _RANDOM[10'h319][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_fencei = _RANDOM[10'h31A][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_amo = _RANDOM[10'h31A][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_uses_ldq = _RANDOM[10'h31A][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_uses_stq = _RANDOM[10'h31A][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_sys_pc2epc = _RANDOM[10'h31A][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_is_unique = _RANDOM[10'h31A][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_flush_on_commit = _RANDOM[10'h31A][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ldst_is_rs1 = _RANDOM[10'h31A][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ldst = _RANDOM[10'h31A][13:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs1 = _RANDOM[10'h31A][19:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs2 = _RANDOM[10'h31A][25:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs3 = _RANDOM[10'h31A][31:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_ldst_val = _RANDOM[10'h31B][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_dst_rtype = _RANDOM[10'h31B][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs1_rtype = _RANDOM[10'h31B][4:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_lrs2_rtype = _RANDOM[10'h31B][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_frs3_en = _RANDOM[10'h31B][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_fp_val = _RANDOM[10'h31B][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_fp_single = _RANDOM[10'h31B][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_xcpt_pf_if = _RANDOM[10'h31B][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_xcpt_ae_if = _RANDOM[10'h31B][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_xcpt_ma_if = _RANDOM[10'h31B][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_bp_debug_if = _RANDOM[10'h31B][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_bp_xcpt_if = _RANDOM[10'h31B][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_debug_fsrc = _RANDOM[10'h31B][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_uop_debug_tsrc = _RANDOM[10'h31B][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_addr_valid = _RANDOM[10'h31B][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_addr_bits = {_RANDOM[10'h31B][31:20], _RANDOM[10'h31C][27:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_addr_is_virtual = _RANDOM[10'h31C][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_data_valid = _RANDOM[10'h31C][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_data_bits = {_RANDOM[10'h31C][31:30], _RANDOM[10'h31D], _RANDOM[10'h31E][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_committed = _RANDOM[10'h31E][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_20_bits_succeeded = _RANDOM[10'h31E][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_valid = _RANDOM[10'h321][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_uopc = _RANDOM[10'h321][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_inst = {_RANDOM[10'h321][31:8], _RANDOM[10'h322][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_debug_inst = {_RANDOM[10'h322][31:8], _RANDOM[10'h323][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_rvc = _RANDOM[10'h323][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_debug_pc = {_RANDOM[10'h323][31:9], _RANDOM[10'h324][16:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_iq_type = _RANDOM[10'h324][19:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_fu_code = _RANDOM[10'h324][29:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_br_type = {_RANDOM[10'h324][31:30], _RANDOM[10'h325][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_op1_sel = _RANDOM[10'h325][3:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_op2_sel = _RANDOM[10'h325][6:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_imm_sel = _RANDOM[10'h325][9:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_op_fcn = _RANDOM[10'h325][13:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_fcn_dw = _RANDOM[10'h325][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_csr_cmd = _RANDOM[10'h325][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_is_load = _RANDOM[10'h325][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_is_sta = _RANDOM[10'h325][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ctrl_is_std = _RANDOM[10'h325][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_iw_state = _RANDOM[10'h325][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_iw_p1_poisoned = _RANDOM[10'h325][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_iw_p2_poisoned = _RANDOM[10'h325][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_br = _RANDOM[10'h325][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_jalr = _RANDOM[10'h325][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_jal = _RANDOM[10'h325][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_sfb = _RANDOM[10'h325][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_br_mask = {_RANDOM[10'h325][31:29], _RANDOM[10'h326][12:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_br_tag = _RANDOM[10'h326][16:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ftq_idx = _RANDOM[10'h326][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_edge_inst = _RANDOM[10'h326][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_pc_lob = _RANDOM[10'h326][28:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_taken = _RANDOM[10'h326][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_imm_packed = {_RANDOM[10'h326][31:30], _RANDOM[10'h327][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_csr_addr = _RANDOM[10'h327][29:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_rob_idx = {_RANDOM[10'h327][31:30], _RANDOM[10'h328][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ldq_idx = _RANDOM[10'h328][9:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_stq_idx = _RANDOM[10'h328][14:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_rxq_idx = _RANDOM[10'h328][16:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_pdst = _RANDOM[10'h328][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_prs1 = _RANDOM[10'h328][30:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_prs2 = {_RANDOM[10'h328][31], _RANDOM[10'h329][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_prs3 = _RANDOM[10'h329][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ppred = _RANDOM[10'h329][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_prs1_busy = _RANDOM[10'h329][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_prs2_busy = _RANDOM[10'h329][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_prs3_busy = _RANDOM[10'h329][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ppred_busy = _RANDOM[10'h329][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_stale_pdst = _RANDOM[10'h329][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_exception = _RANDOM[10'h329][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_exc_cause = {_RANDOM[10'h329][31:30], _RANDOM[10'h32A], _RANDOM[10'h32B][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_bypassable = _RANDOM[10'h32B][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_mem_cmd = {_RANDOM[10'h32B][31], _RANDOM[10'h32C][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_mem_size = _RANDOM[10'h32C][5:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_mem_signed = _RANDOM[10'h32C][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_fence = _RANDOM[10'h32C][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_fencei = _RANDOM[10'h32C][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_amo = _RANDOM[10'h32C][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_uses_ldq = _RANDOM[10'h32C][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_uses_stq = _RANDOM[10'h32C][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_sys_pc2epc = _RANDOM[10'h32C][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_is_unique = _RANDOM[10'h32C][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_flush_on_commit = _RANDOM[10'h32C][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ldst_is_rs1 = _RANDOM[10'h32C][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ldst = _RANDOM[10'h32C][21:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs1 = _RANDOM[10'h32C][27:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs2 = {_RANDOM[10'h32C][31:28], _RANDOM[10'h32D][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs3 = _RANDOM[10'h32D][7:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_ldst_val = _RANDOM[10'h32D][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_dst_rtype = _RANDOM[10'h32D][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs1_rtype = _RANDOM[10'h32D][12:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_lrs2_rtype = _RANDOM[10'h32D][14:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_frs3_en = _RANDOM[10'h32D][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_fp_val = _RANDOM[10'h32D][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_fp_single = _RANDOM[10'h32D][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_xcpt_pf_if = _RANDOM[10'h32D][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_xcpt_ae_if = _RANDOM[10'h32D][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_xcpt_ma_if = _RANDOM[10'h32D][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_bp_debug_if = _RANDOM[10'h32D][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_bp_xcpt_if = _RANDOM[10'h32D][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_debug_fsrc = _RANDOM[10'h32D][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_uop_debug_tsrc = _RANDOM[10'h32D][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_addr_valid = _RANDOM[10'h32D][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_addr_bits = {_RANDOM[10'h32D][31:28], _RANDOM[10'h32E], _RANDOM[10'h32F][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_addr_is_virtual = _RANDOM[10'h32F][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_data_valid = _RANDOM[10'h32F][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_data_bits = {_RANDOM[10'h32F][31:6], _RANDOM[10'h330], _RANDOM[10'h331][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_committed = _RANDOM[10'h331][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_21_bits_succeeded = _RANDOM[10'h331][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_valid = _RANDOM[10'h333][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_uopc = _RANDOM[10'h333][15:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_inst = {_RANDOM[10'h333][31:16], _RANDOM[10'h334][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_debug_inst = {_RANDOM[10'h334][31:16], _RANDOM[10'h335][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_rvc = _RANDOM[10'h335][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_debug_pc = {_RANDOM[10'h335][31:17], _RANDOM[10'h336][24:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_iq_type = _RANDOM[10'h336][27:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_fu_code = {_RANDOM[10'h336][31:28], _RANDOM[10'h337][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_br_type = _RANDOM[10'h337][9:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_op1_sel = _RANDOM[10'h337][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_op2_sel = _RANDOM[10'h337][14:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_imm_sel = _RANDOM[10'h337][17:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_op_fcn = _RANDOM[10'h337][21:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_fcn_dw = _RANDOM[10'h337][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_csr_cmd = _RANDOM[10'h337][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_is_load = _RANDOM[10'h337][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_is_sta = _RANDOM[10'h337][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ctrl_is_std = _RANDOM[10'h337][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_iw_state = _RANDOM[10'h337][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_iw_p1_poisoned = _RANDOM[10'h337][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_iw_p2_poisoned = _RANDOM[10'h338][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_br = _RANDOM[10'h338][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_jalr = _RANDOM[10'h338][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_jal = _RANDOM[10'h338][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_sfb = _RANDOM[10'h338][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_br_mask = _RANDOM[10'h338][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_br_tag = _RANDOM[10'h338][24:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ftq_idx = _RANDOM[10'h338][29:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_edge_inst = _RANDOM[10'h338][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_pc_lob = {_RANDOM[10'h338][31], _RANDOM[10'h339][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_taken = _RANDOM[10'h339][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_imm_packed = _RANDOM[10'h339][25:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_csr_addr = {_RANDOM[10'h339][31:26], _RANDOM[10'h33A][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_rob_idx = _RANDOM[10'h33A][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ldq_idx = _RANDOM[10'h33A][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_stq_idx = _RANDOM[10'h33A][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_rxq_idx = _RANDOM[10'h33A][24:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_pdst = _RANDOM[10'h33A][31:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_prs1 = _RANDOM[10'h33B][6:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_prs2 = _RANDOM[10'h33B][13:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_prs3 = _RANDOM[10'h33B][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ppred = _RANDOM[10'h33B][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_prs1_busy = _RANDOM[10'h33B][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_prs2_busy = _RANDOM[10'h33B][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_prs3_busy = _RANDOM[10'h33B][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ppred_busy = _RANDOM[10'h33B][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_stale_pdst = {_RANDOM[10'h33B][31:30], _RANDOM[10'h33C][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_exception = _RANDOM[10'h33C][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_exc_cause = {_RANDOM[10'h33C][31:6], _RANDOM[10'h33D], _RANDOM[10'h33E][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_bypassable = _RANDOM[10'h33E][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_mem_cmd = _RANDOM[10'h33E][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_mem_size = _RANDOM[10'h33E][13:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_mem_signed = _RANDOM[10'h33E][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_fence = _RANDOM[10'h33E][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_fencei = _RANDOM[10'h33E][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_amo = _RANDOM[10'h33E][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_uses_ldq = _RANDOM[10'h33E][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_uses_stq = _RANDOM[10'h33E][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_sys_pc2epc = _RANDOM[10'h33E][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_is_unique = _RANDOM[10'h33E][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_flush_on_commit = _RANDOM[10'h33E][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ldst_is_rs1 = _RANDOM[10'h33E][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ldst = _RANDOM[10'h33E][29:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs1 = {_RANDOM[10'h33E][31:30], _RANDOM[10'h33F][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs2 = _RANDOM[10'h33F][9:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs3 = _RANDOM[10'h33F][15:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_ldst_val = _RANDOM[10'h33F][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_dst_rtype = _RANDOM[10'h33F][18:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs1_rtype = _RANDOM[10'h33F][20:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_lrs2_rtype = _RANDOM[10'h33F][22:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_frs3_en = _RANDOM[10'h33F][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_fp_val = _RANDOM[10'h33F][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_fp_single = _RANDOM[10'h33F][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_xcpt_pf_if = _RANDOM[10'h33F][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_xcpt_ae_if = _RANDOM[10'h33F][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_xcpt_ma_if = _RANDOM[10'h33F][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_bp_debug_if = _RANDOM[10'h33F][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_bp_xcpt_if = _RANDOM[10'h33F][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_debug_fsrc = {_RANDOM[10'h33F][31], _RANDOM[10'h340][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_uop_debug_tsrc = _RANDOM[10'h340][2:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_addr_valid = _RANDOM[10'h340][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_addr_bits = {_RANDOM[10'h340][31:4], _RANDOM[10'h341][11:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_addr_is_virtual = _RANDOM[10'h341][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_data_valid = _RANDOM[10'h341][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_data_bits = {_RANDOM[10'h341][31:14], _RANDOM[10'h342], _RANDOM[10'h343][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_committed = _RANDOM[10'h343][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_22_bits_succeeded = _RANDOM[10'h343][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_valid = _RANDOM[10'h345][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_uopc = _RANDOM[10'h345][23:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_inst = {_RANDOM[10'h345][31:24], _RANDOM[10'h346][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_debug_inst = {_RANDOM[10'h346][31:24], _RANDOM[10'h347][23:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_rvc = _RANDOM[10'h347][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_debug_pc = {_RANDOM[10'h347][31:25], _RANDOM[10'h348], _RANDOM[10'h349][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_iq_type = _RANDOM[10'h349][3:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_fu_code = _RANDOM[10'h349][13:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_br_type = _RANDOM[10'h349][17:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_op1_sel = _RANDOM[10'h349][19:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_op2_sel = _RANDOM[10'h349][22:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_imm_sel = _RANDOM[10'h349][25:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_op_fcn = _RANDOM[10'h349][29:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_fcn_dw = _RANDOM[10'h349][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_csr_cmd = {_RANDOM[10'h349][31], _RANDOM[10'h34A][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_is_load = _RANDOM[10'h34A][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_is_sta = _RANDOM[10'h34A][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ctrl_is_std = _RANDOM[10'h34A][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_iw_state = _RANDOM[10'h34A][6:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_iw_p1_poisoned = _RANDOM[10'h34A][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_iw_p2_poisoned = _RANDOM[10'h34A][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_br = _RANDOM[10'h34A][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_jalr = _RANDOM[10'h34A][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_jal = _RANDOM[10'h34A][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_sfb = _RANDOM[10'h34A][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_br_mask = _RANDOM[10'h34A][28:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_br_tag = {_RANDOM[10'h34A][31:29], _RANDOM[10'h34B][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ftq_idx = _RANDOM[10'h34B][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_edge_inst = _RANDOM[10'h34B][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_pc_lob = _RANDOM[10'h34B][12:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_taken = _RANDOM[10'h34B][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_imm_packed = {_RANDOM[10'h34B][31:14], _RANDOM[10'h34C][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_csr_addr = _RANDOM[10'h34C][13:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_rob_idx = _RANDOM[10'h34C][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ldq_idx = _RANDOM[10'h34C][25:21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_stq_idx = _RANDOM[10'h34C][30:26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_rxq_idx = {_RANDOM[10'h34C][31], _RANDOM[10'h34D][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_pdst = _RANDOM[10'h34D][7:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_prs1 = _RANDOM[10'h34D][14:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_prs2 = _RANDOM[10'h34D][21:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_prs3 = _RANDOM[10'h34D][28:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ppred = {_RANDOM[10'h34D][31:29], _RANDOM[10'h34E][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_prs1_busy = _RANDOM[10'h34E][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_prs2_busy = _RANDOM[10'h34E][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_prs3_busy = _RANDOM[10'h34E][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ppred_busy = _RANDOM[10'h34E][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_stale_pdst = _RANDOM[10'h34E][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_exception = _RANDOM[10'h34E][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_exc_cause = {_RANDOM[10'h34E][31:14], _RANDOM[10'h34F], _RANDOM[10'h350][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_bypassable = _RANDOM[10'h350][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_mem_cmd = _RANDOM[10'h350][19:15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_mem_size = _RANDOM[10'h350][21:20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_mem_signed = _RANDOM[10'h350][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_fence = _RANDOM[10'h350][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_fencei = _RANDOM[10'h350][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_amo = _RANDOM[10'h350][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_uses_ldq = _RANDOM[10'h350][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_uses_stq = _RANDOM[10'h350][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_sys_pc2epc = _RANDOM[10'h350][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_is_unique = _RANDOM[10'h350][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_flush_on_commit = _RANDOM[10'h350][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ldst_is_rs1 = _RANDOM[10'h350][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ldst = _RANDOM[10'h351][5:0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs1 = _RANDOM[10'h351][11:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs2 = _RANDOM[10'h351][17:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs3 = _RANDOM[10'h351][23:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_ldst_val = _RANDOM[10'h351][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_dst_rtype = _RANDOM[10'h351][26:25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs1_rtype = _RANDOM[10'h351][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_lrs2_rtype = _RANDOM[10'h351][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_frs3_en = _RANDOM[10'h351][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_fp_val = _RANDOM[10'h352][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_fp_single = _RANDOM[10'h352][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_xcpt_pf_if = _RANDOM[10'h352][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_xcpt_ae_if = _RANDOM[10'h352][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_xcpt_ma_if = _RANDOM[10'h352][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_bp_debug_if = _RANDOM[10'h352][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_bp_xcpt_if = _RANDOM[10'h352][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_debug_fsrc = _RANDOM[10'h352][8:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_uop_debug_tsrc = _RANDOM[10'h352][10:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_addr_valid = _RANDOM[10'h352][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_addr_bits = {_RANDOM[10'h352][31:12], _RANDOM[10'h353][19:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_addr_is_virtual = _RANDOM[10'h353][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_data_valid = _RANDOM[10'h353][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_data_bits = {_RANDOM[10'h353][31:22], _RANDOM[10'h354], _RANDOM[10'h355][21:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_committed = _RANDOM[10'h355][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        stq_23_bits_succeeded = _RANDOM[10'h355][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16]
        ldq_head = _RANDOM[10'h357][28:24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29]
        ldq_tail = {_RANDOM[10'h357][31:29], _RANDOM[10'h358][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :214:29]
        stq_head = _RANDOM[10'h358][6:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :215:29]
        stq_tail = _RANDOM[10'h358][11:7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :216:29]
        stq_commit_head = _RANDOM[10'h358][16:12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :217:29]
        stq_execute_head = _RANDOM[10'h358][21:17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :218:29]
        hella_state = _RANDOM[10'h358][24:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :240:38]
        hella_req_addr = {_RANDOM[10'h358][31:25], _RANDOM[10'h359], _RANDOM[10'h35A][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29, :241:34]
        hella_data_data = {_RANDOM[10'h35C][31:30], _RANDOM[10'h35D], _RANDOM[10'h35E][29:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:242:34]
        hella_paddr = {_RANDOM[10'h35F][31:6], _RANDOM[10'h360][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34]
        hella_xcpt_ma_ld = _RANDOM[10'h360][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :244:34]
        hella_xcpt_ma_st = _RANDOM[10'h360][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :244:34]
        hella_xcpt_pf_ld = _RANDOM[10'h360][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :244:34]
        hella_xcpt_pf_st = _RANDOM[10'h360][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :244:34]
        hella_xcpt_gf_ld = _RANDOM[10'h360][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :244:34]
        hella_xcpt_gf_st = _RANDOM[10'h360][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :244:34]
        hella_xcpt_ae_ld = _RANDOM[10'h360][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :244:34]
        hella_xcpt_ae_st = _RANDOM[10'h360][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :244:34]
        live_store_mask = {_RANDOM[10'h360][31:14], _RANDOM[10'h361][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:243:34, :258:32]
        p1_block_load_mask_0 = _RANDOM[10'h361][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_1 = _RANDOM[10'h361][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_2 = _RANDOM[10'h361][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_3 = _RANDOM[10'h361][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_4 = _RANDOM[10'h361][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_5 = _RANDOM[10'h361][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_6 = _RANDOM[10'h361][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_7 = _RANDOM[10'h361][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_8 = _RANDOM[10'h361][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_9 = _RANDOM[10'h361][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_10 = _RANDOM[10'h361][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_11 = _RANDOM[10'h361][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_12 = _RANDOM[10'h361][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_13 = _RANDOM[10'h361][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_14 = _RANDOM[10'h361][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_15 = _RANDOM[10'h361][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_16 = _RANDOM[10'h361][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_17 = _RANDOM[10'h361][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_18 = _RANDOM[10'h361][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_19 = _RANDOM[10'h361][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_20 = _RANDOM[10'h361][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_21 = _RANDOM[10'h361][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_22 = _RANDOM[10'h361][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p1_block_load_mask_23 = _RANDOM[10'h361][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :397:35]
        p2_block_load_mask_0 = _RANDOM[10'h361][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :398:35]
        p2_block_load_mask_1 = _RANDOM[10'h361][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:258:32, :398:35]
        p2_block_load_mask_2 = _RANDOM[10'h362][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_3 = _RANDOM[10'h362][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_4 = _RANDOM[10'h362][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_5 = _RANDOM[10'h362][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_6 = _RANDOM[10'h362][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_7 = _RANDOM[10'h362][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_8 = _RANDOM[10'h362][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_9 = _RANDOM[10'h362][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_10 = _RANDOM[10'h362][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_11 = _RANDOM[10'h362][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_12 = _RANDOM[10'h362][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_13 = _RANDOM[10'h362][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_14 = _RANDOM[10'h362][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_15 = _RANDOM[10'h362][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_16 = _RANDOM[10'h362][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_17 = _RANDOM[10'h362][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_18 = _RANDOM[10'h362][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_19 = _RANDOM[10'h362][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_20 = _RANDOM[10'h362][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_21 = _RANDOM[10'h362][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_22 = _RANDOM[10'h362][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        p2_block_load_mask_23 = _RANDOM[10'h362][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35]
        ldq_retry_idx = _RANDOM[10'h362][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35, :414:30]
        stq_retry_idx = {_RANDOM[10'h362][31:28], _RANDOM[10'h363][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:398:35, :421:30]
        ldq_wakeup_idx = _RANDOM[10'h363][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:421:30, :429:31]
        can_fire_load_retry_REG = _RANDOM[10'h363][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:421:30, :469:40]
        can_fire_sta_retry_REG = _RANDOM[10'h363][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:421:30, :481:41]
        mem_xcpt_valids_0 = _RANDOM[10'h363][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:421:30, :668:32]
        mem_xcpt_uops_0_br_mask = _RANDOM[10'h368][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
        mem_xcpt_uops_0_rob_idx = _RANDOM[10'h36A][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
        mem_xcpt_uops_0_ldq_idx = _RANDOM[10'h36A][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
        mem_xcpt_uops_0_stq_idx = _RANDOM[10'h36A][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
        mem_xcpt_uops_0_uses_ldq = _RANDOM[10'h36E][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
        mem_xcpt_uops_0_uses_stq = _RANDOM[10'h36E][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:672:32]
        mem_xcpt_causes_0 = _RANDOM[10'h370][6:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:673:32]
        mem_xcpt_vaddrs_0 = {_RANDOM[10'h370][31:7], _RANDOM[10'h371][14:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:673:32, :680:32]
        REG = _RANDOM[10'h371][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :719:21]
        fired_load_incoming_REG = _RANDOM[10'h371][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :895:51]
        fired_stad_incoming_REG = _RANDOM[10'h371][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :896:51]
        fired_sta_incoming_REG = _RANDOM[10'h371][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :897:51]
        fired_std_incoming_REG = _RANDOM[10'h371][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :898:51]
        fired_stdf_incoming = _RANDOM[10'h371][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :899:37]
        fired_sfence_0 = _RANDOM[10'h371][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :900:37]
        fired_release_0 = _RANDOM[10'h371][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :901:37]
        fired_load_retry_REG = _RANDOM[10'h371][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :902:51]
        fired_sta_retry_REG = _RANDOM[10'h371][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :903:51]
        fired_load_wakeup_REG = _RANDOM[10'h371][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:680:32, :905:51]
        mem_incoming_uop_0_br_mask = {_RANDOM[10'h376][31:25], _RANDOM[10'h377][8:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
        mem_incoming_uop_0_rob_idx = {_RANDOM[10'h378][31:26], _RANDOM[10'h379][0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
        mem_incoming_uop_0_ldq_idx = _RANDOM[10'h379][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
        mem_incoming_uop_0_stq_idx = _RANDOM[10'h379][10:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
        mem_incoming_uop_0_pdst = _RANDOM[10'h379][19:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
        mem_incoming_uop_0_fp_val = _RANDOM[10'h37E][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
        mem_ldq_incoming_e_0_bits_uop_br_mask = {_RANDOM[10'h383][31:20], _RANDOM[10'h384][3:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:910:37]
        mem_ldq_incoming_e_0_bits_uop_stq_idx = _RANDOM[10'h386][5:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:910:37]
        mem_ldq_incoming_e_0_bits_uop_mem_size = _RANDOM[10'h389][28:27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:910:37]
        mem_ldq_incoming_e_0_bits_st_dep_mask = _RANDOM[10'h38D][24:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:910:37]
        mem_stq_incoming_e_0_valid = _RANDOM[10'h390][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_stq_incoming_e_0_bits_uop_br_mask = _RANDOM[10'h395][16:1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_stq_incoming_e_0_bits_uop_rob_idx = _RANDOM[10'h397][8:2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_stq_incoming_e_0_bits_uop_stq_idx = _RANDOM[10'h397][18:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_stq_incoming_e_0_bits_uop_mem_size = _RANDOM[10'h39B][9:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_stq_incoming_e_0_bits_uop_is_amo = _RANDOM[10'h39B][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_stq_incoming_e_0_bits_addr_valid = _RANDOM[10'h39C][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_stq_incoming_e_0_bits_addr_is_virtual = _RANDOM[10'h39E][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_stq_incoming_e_0_bits_data_valid = _RANDOM[10'h39E][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:911:37]
        mem_ldq_wakeup_e_bits_uop_br_mask = _RANDOM[10'h3A7][24:9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:912:37]
        mem_ldq_wakeup_e_bits_uop_stq_idx = _RANDOM[10'h3A9][26:22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:912:37]
        mem_ldq_wakeup_e_bits_uop_mem_size = _RANDOM[10'h3AD][17:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:912:37]
        mem_ldq_wakeup_e_bits_st_dep_mask = {_RANDOM[10'h3B0][31:22], _RANDOM[10'h3B1][13:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:912:37]
        mem_ldq_retry_e_bits_uop_br_mask = {_RANDOM[10'h3B8][31:22], _RANDOM[10'h3B9][5:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:913:37]
        mem_ldq_retry_e_bits_uop_stq_idx = _RANDOM[10'h3BB][7:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:913:37]
        mem_ldq_retry_e_bits_uop_mem_size = _RANDOM[10'h3BE][30:29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:913:37]
        mem_ldq_retry_e_bits_st_dep_mask = _RANDOM[10'h3C2][26:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:913:37]
        mem_stq_retry_e_valid = _RANDOM[10'h3C5][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
        mem_stq_retry_e_bits_uop_br_mask = _RANDOM[10'h3CA][18:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
        mem_stq_retry_e_bits_uop_rob_idx = _RANDOM[10'h3CC][10:4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
        mem_stq_retry_e_bits_uop_stq_idx = _RANDOM[10'h3CC][20:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
        mem_stq_retry_e_bits_uop_mem_size = _RANDOM[10'h3D0][11:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
        mem_stq_retry_e_bits_uop_is_amo = _RANDOM[10'h3D0][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
        mem_stq_retry_e_bits_data_valid = _RANDOM[10'h3D3][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:914:37]
        mem_stdf_uop_br_mask = _RANDOM[10'h3DC][25:10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37]
        mem_stdf_uop_rob_idx = _RANDOM[10'h3DE][17:11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37]
        mem_stdf_uop_stq_idx = _RANDOM[10'h3DE][27:23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:923:37]
        mem_tlb_miss_0 = _RANDOM[10'h3E4][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:926:41]
        mem_tlb_uncacheable_0 = _RANDOM[10'h3E4][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:926:41, :927:41]
        mem_paddr_0 = {_RANDOM[10'h3E4][31:10], _RANDOM[10'h3E5][17:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:926:41, :928:41]
        clr_bsy_valid_0 = _RANDOM[10'h3E5][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:928:41, :931:32]
        clr_bsy_rob_idx_0 = _RANDOM[10'h3E5][25:19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:928:41, :932:28]
        clr_bsy_brmask_0 = {_RANDOM[10'h3E5][31:26], _RANDOM[10'h3E6][9:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:928:41, :933:28]
        io_core_clr_bsy_0_valid_REG = _RANDOM[10'h3E6][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:933:28, :980:62]
        io_core_clr_bsy_0_valid_REG_1 = _RANDOM[10'h3E6][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:933:28, :980:101]
        io_core_clr_bsy_0_valid_REG_2 = _RANDOM[10'h3E6][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:933:28, :980:93]
        stdf_clr_bsy_valid = _RANDOM[10'h3E6][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:933:28, :984:37]
        stdf_clr_bsy_rob_idx = _RANDOM[10'h3E6][20:14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:933:28, :985:33]
        stdf_clr_bsy_brmask = {_RANDOM[10'h3E6][31:21], _RANDOM[10'h3E7][4:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:933:28, :986:33]
        io_core_clr_bsy_1_valid_REG = _RANDOM[10'h3E7][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:986:33, :1005:67]
        io_core_clr_bsy_1_valid_REG_1 = _RANDOM[10'h3E7][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:986:33, :1005:106]
        io_core_clr_bsy_1_valid_REG_2 = _RANDOM[10'h3E7][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:986:33, :1005:98]
        lcam_addr_REG = {_RANDOM[10'h3E7][31:8], _RANDOM[10'h3E8][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:986:33, :1027:45]
        lcam_addr_REG_1 = {_RANDOM[10'h3E8][31:8], _RANDOM[10'h3E9][7:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:1027:45, :1028:67]
        lcam_ldq_idx_REG = _RANDOM[10'h3E9][12:8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1038:58]
        lcam_ldq_idx_REG_1 = _RANDOM[10'h3E9][17:13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1039:58]
        lcam_stq_idx_REG = _RANDOM[10'h3E9][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1043:58]
        s1_executing_loads_0 = _RANDOM[10'h3E9][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_1 = _RANDOM[10'h3E9][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_2 = _RANDOM[10'h3E9][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_3 = _RANDOM[10'h3E9][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_4 = _RANDOM[10'h3E9][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_5 = _RANDOM[10'h3E9][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_6 = _RANDOM[10'h3E9][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_7 = _RANDOM[10'h3E9][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_8 = _RANDOM[10'h3E9][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1028:67, :1057:35]
        s1_executing_loads_9 = _RANDOM[10'h3EA][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_10 = _RANDOM[10'h3EA][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_11 = _RANDOM[10'h3EA][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_12 = _RANDOM[10'h3EA][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_13 = _RANDOM[10'h3EA][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_14 = _RANDOM[10'h3EA][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_15 = _RANDOM[10'h3EA][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_16 = _RANDOM[10'h3EA][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_17 = _RANDOM[10'h3EA][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_18 = _RANDOM[10'h3EA][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_19 = _RANDOM[10'h3EA][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_20 = _RANDOM[10'h3EA][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_21 = _RANDOM[10'h3EA][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_22 = _RANDOM[10'h3EA][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        s1_executing_loads_23 = _RANDOM[10'h3EA][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35]
        wb_forward_valid_0 = _RANDOM[10'h3EA][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35, :1065:36]
        wb_forward_ldq_idx_0 = _RANDOM[10'h3EA][20:16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35, :1066:36]
        wb_forward_ld_addr_0 = {_RANDOM[10'h3EA][31:21], _RANDOM[10'h3EB][28:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:1057:35, :1067:36]
        wb_forward_stq_idx_0 = {_RANDOM[10'h3EB][31:29], _RANDOM[10'h3EC][1:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:1067:36, :1068:36]
        older_nacked_REG = _RANDOM[10'h3EC][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG = _RANDOM[10'h3EC][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_1 = _RANDOM[10'h3EC][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_1 = _RANDOM[10'h3EC][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_2 = _RANDOM[10'h3EC][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_2 = _RANDOM[10'h3EC][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_3 = _RANDOM[10'h3EC][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_3 = _RANDOM[10'h3EC][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_4 = _RANDOM[10'h3EC][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_4 = _RANDOM[10'h3EC][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_5 = _RANDOM[10'h3EC][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_5 = _RANDOM[10'h3EC][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_6 = _RANDOM[10'h3EC][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_6 = _RANDOM[10'h3EC][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_7 = _RANDOM[10'h3EC][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_7 = _RANDOM[10'h3EC][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_8 = _RANDOM[10'h3EC][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_8 = _RANDOM[10'h3EC][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_9 = _RANDOM[10'h3EC][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_9 = _RANDOM[10'h3EC][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_10 = _RANDOM[10'h3EC][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_10 = _RANDOM[10'h3EC][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_11 = _RANDOM[10'h3EC][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_11 = _RANDOM[10'h3EC][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_12 = _RANDOM[10'h3EC][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_12 = _RANDOM[10'h3EC][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_13 = _RANDOM[10'h3EC][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_13 = _RANDOM[10'h3EC][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_14 = _RANDOM[10'h3EC][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1129:57]
        io_dmem_s1_kill_0_REG_14 = _RANDOM[10'h3EC][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1068:36, :1132:58]
        older_nacked_REG_15 = _RANDOM[10'h3ED][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_15 = _RANDOM[10'h3ED][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        older_nacked_REG_16 = _RANDOM[10'h3ED][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_16 = _RANDOM[10'h3ED][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        older_nacked_REG_17 = _RANDOM[10'h3ED][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_17 = _RANDOM[10'h3ED][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        older_nacked_REG_18 = _RANDOM[10'h3ED][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_18 = _RANDOM[10'h3ED][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        older_nacked_REG_19 = _RANDOM[10'h3ED][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_19 = _RANDOM[10'h3ED][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        older_nacked_REG_20 = _RANDOM[10'h3ED][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_20 = _RANDOM[10'h3ED][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        older_nacked_REG_21 = _RANDOM[10'h3ED][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_21 = _RANDOM[10'h3ED][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        older_nacked_REG_22 = _RANDOM[10'h3ED][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_22 = _RANDOM[10'h3ED][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        older_nacked_REG_23 = _RANDOM[10'h3ED][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57]
        io_dmem_s1_kill_0_REG_23 = _RANDOM[10'h3ED][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1132:58]
        io_dmem_s1_kill_0_REG_24 = _RANDOM[10'h3ED][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1154:56]
        io_dmem_s1_kill_0_REG_25 = _RANDOM[10'h3ED][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1160:56]
        io_dmem_s1_kill_0_REG_26 = _RANDOM[10'h3ED][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1166:56]
        io_dmem_s1_kill_0_REG_27 = _RANDOM[10'h3ED][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1154:56]
        io_dmem_s1_kill_0_REG_28 = _RANDOM[10'h3ED][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1160:56]
        io_dmem_s1_kill_0_REG_29 = _RANDOM[10'h3ED][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1166:56]
        io_dmem_s1_kill_0_REG_30 = _RANDOM[10'h3ED][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1154:56]
        io_dmem_s1_kill_0_REG_31 = _RANDOM[10'h3ED][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1160:56]
        io_dmem_s1_kill_0_REG_32 = _RANDOM[10'h3ED][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1166:56]
        io_dmem_s1_kill_0_REG_33 = _RANDOM[10'h3ED][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1154:56]
        io_dmem_s1_kill_0_REG_34 = _RANDOM[10'h3ED][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1160:56]
        io_dmem_s1_kill_0_REG_35 = _RANDOM[10'h3ED][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1166:56]
        io_dmem_s1_kill_0_REG_36 = _RANDOM[10'h3ED][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1154:56]
        io_dmem_s1_kill_0_REG_37 = _RANDOM[10'h3ED][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1129:57, :1160:56]
        io_dmem_s1_kill_0_REG_38 = _RANDOM[10'h3EE][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_39 = _RANDOM[10'h3EE][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_40 = _RANDOM[10'h3EE][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_41 = _RANDOM[10'h3EE][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_42 = _RANDOM[10'h3EE][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_43 = _RANDOM[10'h3EE][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_44 = _RANDOM[10'h3EE][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_45 = _RANDOM[10'h3EE][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_46 = _RANDOM[10'h3EE][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_47 = _RANDOM[10'h3EE][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_48 = _RANDOM[10'h3EE][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_49 = _RANDOM[10'h3EE][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_50 = _RANDOM[10'h3EE][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_51 = _RANDOM[10'h3EE][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_52 = _RANDOM[10'h3EE][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_53 = _RANDOM[10'h3EE][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_54 = _RANDOM[10'h3EE][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_55 = _RANDOM[10'h3EE][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_56 = _RANDOM[10'h3EE][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_57 = _RANDOM[10'h3EE][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_58 = _RANDOM[10'h3EE][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_59 = _RANDOM[10'h3EE][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_60 = _RANDOM[10'h3EE][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_61 = _RANDOM[10'h3EE][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_62 = _RANDOM[10'h3EE][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_63 = _RANDOM[10'h3EE][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_64 = _RANDOM[10'h3EE][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_65 = _RANDOM[10'h3EE][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_66 = _RANDOM[10'h3EE][28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_67 = _RANDOM[10'h3EE][29];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_68 = _RANDOM[10'h3EE][30];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1166:56]
        io_dmem_s1_kill_0_REG_69 = _RANDOM[10'h3EE][31];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1166:56]
        io_dmem_s1_kill_0_REG_70 = _RANDOM[10'h3EF][0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_71 = _RANDOM[10'h3EF][1];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_72 = _RANDOM[10'h3EF][2];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1160:56]
        io_dmem_s1_kill_0_REG_73 = _RANDOM[10'h3EF][3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_74 = _RANDOM[10'h3EF][4];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_75 = _RANDOM[10'h3EF][5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1160:56]
        io_dmem_s1_kill_0_REG_76 = _RANDOM[10'h3EF][6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_77 = _RANDOM[10'h3EF][7];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_78 = _RANDOM[10'h3EF][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1160:56]
        io_dmem_s1_kill_0_REG_79 = _RANDOM[10'h3EF][9];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_80 = _RANDOM[10'h3EF][10];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_81 = _RANDOM[10'h3EF][11];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1160:56]
        io_dmem_s1_kill_0_REG_82 = _RANDOM[10'h3EF][12];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_83 = _RANDOM[10'h3EF][13];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_84 = _RANDOM[10'h3EF][14];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1160:56]
        io_dmem_s1_kill_0_REG_85 = _RANDOM[10'h3EF][15];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_86 = _RANDOM[10'h3EF][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_87 = _RANDOM[10'h3EF][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1160:56]
        io_dmem_s1_kill_0_REG_88 = _RANDOM[10'h3EF][18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_89 = _RANDOM[10'h3EF][19];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_90 = _RANDOM[10'h3EF][20];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1160:56]
        io_dmem_s1_kill_0_REG_91 = _RANDOM[10'h3EF][21];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_92 = _RANDOM[10'h3EF][22];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        io_dmem_s1_kill_0_REG_93 = _RANDOM[10'h3EF][23];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1154:56, :1160:56]
        io_dmem_s1_kill_0_REG_94 = _RANDOM[10'h3EF][24];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56]
        io_dmem_s1_kill_0_REG_95 = _RANDOM[10'h3EF][25];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1166:56]
        REG_1 = _RANDOM[10'h3EF][26];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1190:64]
        REG_2 = _RANDOM[10'h3EF][27];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1200:18]
        store_blocked_counter = _RANDOM[10'h3EF][31:28];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1160:56, :1205:36]
        r_xcpt_valid = _RANDOM[10'h3F0][8];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1236:29]
        r_xcpt_uop_br_mask = _RANDOM[10'h3F5][20:5];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
        r_xcpt_uop_rob_idx = _RANDOM[10'h3F7][12:6];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
        r_xcpt_cause = _RANDOM[10'h3FD][7:3];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
        r_xcpt_badvaddr = {_RANDOM[10'h3FD][31:8], _RANDOM[10'h3FE][15:0]};	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
        io_core_ld_miss_REG = _RANDOM[10'h3FE][16];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25, :1383:37]
        spec_ld_succeed_REG = _RANDOM[10'h3FE][17];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25, :1385:13]
        spec_ld_succeed_REG_1 = _RANDOM[10'h3FE][22:18];	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25, :1387:56]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  NBDTLB dtlb (	// @[generators/boom/src/main/scala/lsu/lsu.scala:247:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_req_0_valid               (~_will_fire_store_commit_0_T_2),	// @[generators/boom/src/main/scala/lsu/lsu.scala:537:31, :575:25]
    .io_req_0_bits_vaddr          (exe_tlb_vaddr_0),	// @[generators/boom/src/main/scala/lsu/lsu.scala:606:24]
    .io_req_0_bits_passthrough    (will_fire_hella_incoming_0_will_fire),	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
    .io_req_0_bits_size           (_exe_cmd_T | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_size : {2{will_fire_hella_incoming_0_will_fire}}),	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :566:63, :596:24, :623:23, :627:52, :629:23]
    .io_req_0_bits_cmd            (_exe_cmd_T | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_cmd : 5'h0),	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :535:61, :566:63, :596:24, :632:23, :636:52]
    .io_miss_rdy                  (_dtlb_io_miss_rdy),
    .io_resp_0_miss               (_dtlb_io_resp_0_miss),
    .io_resp_0_paddr              (_dtlb_io_resp_0_paddr),
    .io_resp_0_pf_ld              (_dtlb_io_resp_0_pf_ld),
    .io_resp_0_pf_st              (_dtlb_io_resp_0_pf_st),
    .io_resp_0_ae_ld              (_dtlb_io_resp_0_ae_ld),
    .io_resp_0_ae_st              (_dtlb_io_resp_0_ae_st),
    .io_resp_0_ma_ld              (_dtlb_io_resp_0_ma_ld),
    .io_resp_0_ma_st              (_dtlb_io_resp_0_ma_st),
    .io_resp_0_cacheable          (_dtlb_io_resp_0_cacheable),
    .io_sfence_valid              (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_valid),	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :615:28, :617:32, :618:18]
    .io_sfence_bits_rs1           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs1),	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :615:28, :617:32, :618:18]
    .io_sfence_bits_rs2           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs2),	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :615:28, :617:32, :618:18]
    .io_sfence_bits_addr          (will_fire_sfence_0_will_fire ? io_core_exe_0_req_bits_sfence_bits_addr : 39'h0),	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :615:{28,43}, :617:32, :618:18]
    .io_ptw_req_ready             (io_ptw_req_ready),
    .io_ptw_req_valid             (io_ptw_req_valid),
    .io_ptw_req_bits_valid        (io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr    (io_ptw_req_bits_bits_addr),
    .io_ptw_resp_valid            (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_final    (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pte_ppn     (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d       (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a       (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g       (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u       (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x       (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w       (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r       (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v       (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level       (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode             (io_ptw_ptbr_mode),
    .io_ptw_status_dprv           (io_ptw_status_dprv),
    .io_ptw_status_mxr            (io_ptw_status_mxr),
    .io_ptw_status_sum            (io_ptw_status_sum),
    .io_ptw_pmp_0_cfg_l           (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a           (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x           (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w           (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r           (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr            (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask            (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l           (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a           (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x           (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w           (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r           (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr            (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask            (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l           (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a           (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x           (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w           (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r           (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr            (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask            (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l           (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a           (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x           (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w           (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r           (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr            (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask            (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l           (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a           (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x           (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w           (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r           (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr            (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask            (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l           (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a           (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x           (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w           (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r           (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr            (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask            (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l           (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a           (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x           (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w           (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r           (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr            (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask            (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l           (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a           (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x           (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w           (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r           (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr            (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask            (io_ptw_pmp_7_mask),
    .io_kill                      (will_fire_hella_incoming_0_will_fire & io_hellacache_s1_kill)	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61, :645:23]
  );
  ForwardingAgeLogic forwarding_age_logic_0 (	// @[generators/boom/src/main/scala/lsu/lsu.scala:1179:57]
    .io_addr_matches    ({ldst_addr_matches_0_23, ldst_addr_matches_0_22, ldst_addr_matches_0_21, ldst_addr_matches_0_20, ldst_addr_matches_0_19, ldst_addr_matches_0_18, ldst_addr_matches_0_17, ldst_addr_matches_0_16, ldst_addr_matches_0_15, ldst_addr_matches_0_14, ldst_addr_matches_0_13, ldst_addr_matches_0_12, ldst_addr_matches_0_11, ldst_addr_matches_0_10, ldst_addr_matches_0_9, ldst_addr_matches_0_8, ldst_addr_matches_0_7, ldst_addr_matches_0_6, ldst_addr_matches_0_5, ldst_addr_matches_0_4, ldst_addr_matches_0_3, ldst_addr_matches_0_2, ldst_addr_matches_0_1, ldst_addr_matches_0_0}),	// @[generators/boom/src/main/scala/lsu/lsu.scala:1050:38, :1149:72, :1151:9, :1181:72]
    .io_youngest_st_idx (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_stq_idx : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_stq_idx : 5'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_stq_idx : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_stq_idx : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_stq_idx : 5'h0) : 5'h0),	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :247:20, :895:51, :902:51, :903:51, :905:51, :910:37, :911:37, :912:37, :913:37, :914:37, :916:33, :917:33, :918:33, :920:{33,57}, :922:33, :1015:108, :1017:106, :1030:37, :1031:37]
    .io_forwarding_idx  (_forwarding_age_logic_0_io_forwarding_idx)
  );
  assign io_core_exe_0_iresp_valid = _io_core_exe_0_iresp_valid_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1347:5, :1351:5]
  assign io_core_exe_0_iresp_bits_uop_rob_idx = _GEN_810 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_147[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_37[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_800;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :464:79, :1309:5, :1311:7, :1314:58, :1317:40, :1331:7, :1333:62, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_pdst = _GEN_810 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_150[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_41[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_801;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :464:79, :1309:5, :1311:7, :1314:58, :1317:40, :1331:7, :1333:62, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_is_amo = _GEN_810 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_166[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_61[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_803;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :464:79, :1309:5, :1311:7, :1314:58, :1317:40, :1331:7, :1333:62, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_uses_stq = _GEN_810 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_168[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_64[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_804;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :464:79, :1309:5, :1311:7, :1314:58, :1317:40, :1331:7, :1333:62, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_dst_rtype = _GEN_810 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_178[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_74[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_805;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :464:79, :1309:5, :1311:7, :1314:58, :1317:40, :1331:7, :1333:62, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_iresp_bits_data = _GEN_810 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_802 & io_core_exe_0_iresp_bits_data_zeroed_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_802 & io_core_exe_0_iresp_bits_data_zeroed_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_802 & io_core_exe_0_iresp_bits_data_zeroed[31]}} : _GEN_809[63:32], io_core_exe_0_iresp_bits_data_zeroed[31:16]}, io_core_exe_0_iresp_bits_data_zeroed_1[15:8]}, io_core_exe_0_iresp_bits_data_zeroed_2};	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13, :41:{24,37}, :44:{16,20,26,49,72,81,94}]
  assign io_core_exe_0_fresp_valid = _io_core_exe_0_fresp_valid_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1309:5, :1347:5, :1351:5]
  assign io_core_exe_0_fresp_bits_uop_uopc = _GEN_810 ? _GEN_115[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_115[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1066:36, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_br_mask = _GEN_810 ? _GEN_109[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_799;	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_rob_idx = _GEN_810 ? _GEN_147[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_800;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_stq_idx = _GEN_810 ? _GEN_110[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_110[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :1066:36, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_pdst = _GEN_810 ? _GEN_150[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_801;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_mem_size = _GEN_810 ? _GEN_111[io_dmem_resp_0_bits_uop_ldq_idx] : size_1;	// @[generators/boom/src/main/scala/lsu/lsu.scala:263:49, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_is_amo = _GEN_810 ? _GEN_166[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_803;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_uses_stq = _GEN_810 ? _GEN_168[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_804;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_dst_rtype = _GEN_810 ? _GEN_178[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_805;	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_fp_val = _GEN_810 ? _GEN_182[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_182[wb_forward_ldq_idx_0];	// @[generators/boom/src/main/scala/lsu/lsu.scala:464:79, :1066:36, :1309:5, :1314:58, :1347:5, :1351:5, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_exe_0_fresp_bits_data = {1'h0, _GEN_810 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_802 & io_core_exe_0_fresp_bits_data_zeroed_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_802 & io_core_exe_0_fresp_bits_data_zeroed_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_802 & io_core_exe_0_fresp_bits_data_zeroed[31]}} : _GEN_809[63:32], io_core_exe_0_fresp_bits_data_zeroed[31:16]}, io_core_exe_0_fresp_bits_data_zeroed_1[15:8]}, io_core_exe_0_fresp_bits_data_zeroed_2}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :1309:5, :1347:5, :1351:5, :1370:38, generators/boom/src/main/scala/util/util.scala:118:51, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13, :41:{24,37}, :44:{20,26,49,72,81,94}]
  assign io_core_dis_ldq_idx_0 = ldq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:214:29]
  assign io_core_dis_ldq_idx_1 = _GEN_99;	// @[generators/boom/src/main/scala/lsu/lsu.scala:332:21]
  assign io_core_dis_ldq_idx_2 = _GEN_105;	// @[generators/boom/src/main/scala/lsu/lsu.scala:332:21]
  assign io_core_dis_stq_idx_0 = stq_tail;	// @[generators/boom/src/main/scala/lsu/lsu.scala:216:29]
  assign io_core_dis_stq_idx_1 = _GEN_100;	// @[generators/boom/src/main/scala/lsu/lsu.scala:337:21]
  assign io_core_dis_stq_idx_2 = _GEN_106;	// @[generators/boom/src/main/scala/lsu/lsu.scala:337:21]
  assign io_core_ldq_full_0 = _GEN_95 == ldq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :292:51, generators/boom/src/main/scala/util/util.scala:206:10]
  assign io_core_ldq_full_1 = _GEN_102 == ldq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:213:29, :292:51, generators/boom/src/main/scala/util/util.scala:206:10]
  assign io_core_ldq_full_2 = (wrap_8 ? 5'h0 : _GEN_107) == ldq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :213:29, :247:20, :292:51, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_0 = _GEN_97 == stq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :296:51, generators/boom/src/main/scala/util/util.scala:206:10]
  assign io_core_stq_full_1 = _GEN_104 == stq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:215:29, :296:51, generators/boom/src/main/scala/util/util.scala:206:10]
  assign io_core_stq_full_2 = (wrap_9 ? 5'h0 : _GEN_108) == stq_head;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :215:29, :247:20, :296:51, generators/boom/src/main/scala/util/util.scala:205:25, :206:{10,28}]
  assign io_core_fp_stdata_ready = _io_core_fp_stdata_ready_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:867:61]
  assign io_core_clr_bsy_0_valid = clr_bsy_valid_0 & (io_core_brupdate_b1_mispredict_mask & clr_bsy_brmask_0) == 16'h0 & ~io_core_exception & ~io_core_clr_bsy_0_valid_REG & ~io_core_clr_bsy_0_valid_REG_2;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:670:22, :931:32, :933:28, :980:{54,62,82,85,93}, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  assign io_core_clr_bsy_0_bits = clr_bsy_rob_idx_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:932:28]
  assign io_core_clr_bsy_1_valid = stdf_clr_bsy_valid & (io_core_brupdate_b1_mispredict_mask & stdf_clr_bsy_brmask) == 16'h0 & ~io_core_exception & ~io_core_clr_bsy_1_valid_REG & ~io_core_clr_bsy_1_valid_REG_2;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:670:22, :984:37, :986:33, :1005:{59,67,87,90,98}, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  assign io_core_clr_bsy_1_bits = stdf_clr_bsy_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:985:33]
  assign io_core_spec_ld_wakeup_0_valid = _io_core_spec_ld_wakeup_0_valid_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1261:69]
  assign io_core_spec_ld_wakeup_0_bits = mem_incoming_uop_0_pdst;	// @[generators/boom/src/main/scala/lsu/lsu.scala:909:37]
  assign io_core_ld_miss = ~(~spec_ld_succeed_REG | _io_core_exe_0_iresp_valid_output & (_GEN_810 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_148[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_38[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_148[wb_forward_ldq_idx_0]) == spec_ld_succeed_REG_1) & io_core_ld_miss_REG;	// @[generators/boom/src/main/scala/lsu/lsu.scala:222:42, :464:79, :1066:36, :1309:5, :1311:7, :1314:58, :1317:40, :1331:7, :1333:62, :1347:5, :1351:5, :1383:{27,37}, :1385:{5,13,47}, :1386:33, :1387:{45,56}, :1390:26, :1391:21, generators/boom/src/main/scala/util/util.scala:118:51]
  assign io_core_fencei_rdy = ~(stq_0_valid | stq_1_valid | stq_2_valid | stq_3_valid | stq_4_valid | stq_5_valid | stq_6_valid | stq_7_valid | stq_8_valid | stq_9_valid | stq_10_valid | stq_11_valid | stq_12_valid | stq_13_valid | stq_14_valid | stq_15_valid | stq_16_valid | stq_17_valid | stq_18_valid | stq_19_valid | stq_20_valid | stq_21_valid | stq_22_valid | stq_23_valid) & io_dmem_ordered;	// @[generators/boom/src/main/scala/lsu/lsu.scala:209:16, :285:79, :347:{28,42}]
  assign io_core_lxcpt_valid = r_xcpt_valid & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & r_xcpt_uop_br_mask) == 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:670:22, :1236:29, :1237:25, :1254:61, generators/boom/src/main/scala/util/util.scala:118:{51,59}]
  assign io_core_lxcpt_bits_uop_br_mask = r_xcpt_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
  assign io_core_lxcpt_bits_uop_rob_idx = r_xcpt_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
  assign io_core_lxcpt_bits_cause = r_xcpt_cause;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
  assign io_core_lxcpt_bits_badvaddr = r_xcpt_badvaddr;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1237:25]
  assign io_dmem_req_valid = dmem_req_0_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:767:39, :768:30, :774:43]
  assign io_dmem_req_bits_0_valid = dmem_req_0_valid;	// @[generators/boom/src/main/scala/lsu/lsu.scala:767:39, :768:30, :774:43]
  assign io_dmem_req_bits_0_bits_uop_uopc = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uopc : will_fire_load_retry_0_will_fire ? _GEN_115[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_5[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_5[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_115[ldq_wakeup_idx] : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_inst = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_inst : will_fire_load_retry_0_will_fire ? _GEN_116[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_6[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_6[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_116[ldq_wakeup_idx] : 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_debug_inst = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_inst : will_fire_load_retry_0_will_fire ? _GEN_117[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_7[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_7[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_117[ldq_wakeup_idx] : 32'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_rvc = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_rvc : will_fire_load_retry_0_will_fire ? _GEN_118[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_8[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_8[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_118[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_debug_pc = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_pc : will_fire_load_retry_0_will_fire ? _GEN_119[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_9[stq_retry_idx] : 40'h0) : will_fire_store_commit_0_will_fire ? _GEN_9[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_119[ldq_wakeup_idx] : 40'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_iq_type = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iq_type : will_fire_load_retry_0_will_fire ? _GEN_120[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_10[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_10[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_120[ldq_wakeup_idx] : 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :240:38, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_fu_code = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fu_code : will_fire_load_retry_0_will_fire ? _GEN_121[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_11[stq_retry_idx] : 10'h0) : will_fire_store_commit_0_will_fire ? _GEN_11[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_121[ldq_wakeup_idx] : 10'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_br_type = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_br_type : will_fire_load_retry_0_will_fire ? _GEN_122[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_12[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_12[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_122[ldq_wakeup_idx] : 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op1_sel = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op1_sel : will_fire_load_retry_0_will_fire ? _GEN_123[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_13[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_13[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_123[ldq_wakeup_idx] : 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op2_sel = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op2_sel : will_fire_load_retry_0_will_fire ? _GEN_124[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_14[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_14[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_124[ldq_wakeup_idx] : 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :240:38, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_imm_sel = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_imm_sel : will_fire_load_retry_0_will_fire ? _GEN_125[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_15[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_15[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_125[ldq_wakeup_idx] : 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :240:38, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op_fcn = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op_fcn : will_fire_load_retry_0_will_fire ? _GEN_126[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_16[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_16[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_126[ldq_wakeup_idx] : 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_fcn_dw : will_fire_load_retry_0_will_fire ? _GEN_127[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_17[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_17[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_127[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_csr_cmd : will_fire_load_retry_0_will_fire ? _GEN_128[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_18[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_18[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_128[ldq_wakeup_idx] : 3'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :240:38, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_load = _GEN_306 ? exe_tlb_uop_0_ctrl_is_load : will_fire_store_commit_0_will_fire ? _GEN_19[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_129[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :429:31, :464:79, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_sta = _GEN_306 ? exe_tlb_uop_0_ctrl_is_sta : will_fire_store_commit_0_will_fire ? _GEN_20[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_130[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :429:31, :464:79, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_std = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_std : will_fire_load_retry_0_will_fire ? _GEN_131[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_21[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_21[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_131[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_iw_state = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_state : will_fire_load_retry_0_will_fire ? _GEN_132[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_22[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_22[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_132[ldq_wakeup_idx] : 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p1_poisoned = _GEN_306 ? ~_exe_tlb_uop_T_2 & (will_fire_load_retry_0_will_fire ? _GEN_133[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_23[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_23[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_133[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p2_poisoned = _GEN_306 ? ~_exe_tlb_uop_T_2 & (will_fire_load_retry_0_will_fire ? _GEN_134[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_24[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_24[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_134[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_br = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_br : will_fire_load_retry_0_will_fire ? _GEN_135[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_25[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_25[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_135[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_jalr = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jalr : will_fire_load_retry_0_will_fire ? _GEN_136[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_26[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_26[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_136[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_jal = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jal : will_fire_load_retry_0_will_fire ? _GEN_137[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_27[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_27[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_137[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_sfb = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sfb : will_fire_load_retry_0_will_fire ? _GEN_138[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_28[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_28[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_138[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_br_mask = _GEN_306 ? exe_tlb_uop_0_br_mask : will_fire_store_commit_0_will_fire ? _GEN_29[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_201 : 16'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_br_tag = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_tag : will_fire_load_retry_0_will_fire ? _GEN_140[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_30[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_30[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_140[ldq_wakeup_idx] : 4'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ftq_idx = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ftq_idx : will_fire_load_retry_0_will_fire ? _GEN_141[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_31[stq_retry_idx] : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_31[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_141[ldq_wakeup_idx] : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :222:42, :247:20, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_edge_inst = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_edge_inst : will_fire_load_retry_0_will_fire ? _GEN_142[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_32[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_32[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_142[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_pc_lob = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pc_lob : will_fire_load_retry_0_will_fire ? _GEN_143[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_33[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_33[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_143[ldq_wakeup_idx] : 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_taken = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_taken : will_fire_load_retry_0_will_fire ? _GEN_144[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_34[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_34[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_144[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_imm_packed = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_imm_packed : will_fire_load_retry_0_will_fire ? _GEN_145[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_35[stq_retry_idx] : 20'h0) : will_fire_store_commit_0_will_fire ? _GEN_35[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_145[ldq_wakeup_idx] : 20'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_csr_addr = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_csr_addr : will_fire_load_retry_0_will_fire ? _GEN_146[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_36[stq_retry_idx] : 12'h0) : will_fire_store_commit_0_will_fire ? _GEN_36[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_146[ldq_wakeup_idx] : 12'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_rob_idx = _GEN_306 ? _mem_xcpt_uops_WIRE_0_rob_idx : will_fire_store_commit_0_will_fire ? _GEN_37[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_147[ldq_wakeup_idx] : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :429:31, :464:79, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ldq_idx = _GEN_306 ? _mem_xcpt_uops_WIRE_0_ldq_idx : will_fire_store_commit_0_will_fire ? _GEN_38[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_148[ldq_wakeup_idx] : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :222:42, :247:20, :429:31, :464:79, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_stq_idx = _GEN_306 ? _mem_xcpt_uops_WIRE_0_stq_idx : will_fire_store_commit_0_will_fire ? _GEN_39[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_stq_idx : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :222:42, :247:20, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_rxq_idx = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rxq_idx : will_fire_load_retry_0_will_fire ? _GEN_149[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_40[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_40[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_149[ldq_wakeup_idx] : 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_pdst = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pdst : will_fire_load_retry_0_will_fire ? _GEN_151 : _exe_tlb_uop_T_4_pdst) : will_fire_store_commit_0_will_fire ? _GEN_41[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_150[ldq_wakeup_idx] : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :429:31, :464:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_prs1 = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1 : will_fire_load_retry_0_will_fire ? _GEN_152[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_42[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_42[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_152[ldq_wakeup_idx] : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_prs2 = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2 : will_fire_load_retry_0_will_fire ? _GEN_153[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_43[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_43[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_153[ldq_wakeup_idx] : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_prs3 = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3 : will_fire_load_retry_0_will_fire ? _GEN_154[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_44[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_44[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_154[ldq_wakeup_idx] : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ppred = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred : will_fire_load_retry_0_will_fire | ~will_fire_sta_retry_0_will_fire ? 5'h0 : _GEN_45[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_45[stq_execute_head] : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :222:42, :247:20, :421:30, :477:79, :535:61, :596:24, :598:53, :600:24, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44]
  assign io_dmem_req_bits_0_bits_uop_prs1_busy = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1_busy : will_fire_load_retry_0_will_fire ? _GEN_155[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_46[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_46[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_155[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_prs2_busy = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2_busy : will_fire_load_retry_0_will_fire ? _GEN_156[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_47[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_47[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_156[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_prs3_busy = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3_busy : will_fire_load_retry_0_will_fire ? _GEN_157[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_48[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_48[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_157[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ppred_busy = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred_busy : ~will_fire_load_retry_0_will_fire & will_fire_sta_retry_0_will_fire & _GEN_49[stq_retry_idx]) : will_fire_store_commit_0_will_fire & _GEN_49[stq_execute_head];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :421:30, :477:79, :535:61, :596:24, :598:53, :600:24, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44]
  assign io_dmem_req_bits_0_bits_uop_stale_pdst = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stale_pdst : will_fire_load_retry_0_will_fire ? _GEN_158[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_50[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_50[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_158[ldq_wakeup_idx] : 7'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_exception = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exception : will_fire_load_retry_0_will_fire ? _GEN_159[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_51[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_52 : will_fire_load_wakeup_0_will_fire & _GEN_159[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_exc_cause = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exc_cause : will_fire_load_retry_0_will_fire ? _GEN_160[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_53[stq_retry_idx] : 64'h0) : will_fire_store_commit_0_will_fire ? _GEN_53[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_160[ldq_wakeup_idx] : 64'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :222:42, :247:20, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:13]
  assign io_dmem_req_bits_0_bits_uop_bypassable = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bypassable : will_fire_load_retry_0_will_fire ? _GEN_161[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_54[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_54[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_161[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_mem_cmd = _GEN_306 ? exe_tlb_uop_0_mem_cmd : will_fire_store_commit_0_will_fire ? _GEN_55[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_162[ldq_wakeup_idx] : 5'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :222:42, :247:20, :429:31, :464:79, :501:88, :535:61, :596:24, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30, :803:47]
  assign io_dmem_req_bits_0_bits_uop_mem_size = _GEN_306 ? exe_tlb_uop_0_mem_size : will_fire_store_commit_0_will_fire ? dmem_req_0_bits_data_size : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_mem_size : {2{will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire}};	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30, :803:47, :813:39, :820:5, :829:39]
  assign io_dmem_req_bits_0_bits_uop_mem_signed = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_signed : will_fire_load_retry_0_will_fire ? _GEN_163[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_57[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_57[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_163[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30, :803:47]
  assign io_dmem_req_bits_0_bits_uop_is_fence = _GEN_306 ? exe_tlb_uop_0_is_fence : will_fire_store_commit_0_will_fire ? _GEN_59 : will_fire_load_wakeup_0_will_fire & _GEN_164[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :429:31, :464:79, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_fencei = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fencei : will_fire_load_retry_0_will_fire ? _GEN_165[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_60[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_60[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_165[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_amo = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_amo : will_fire_load_retry_0_will_fire ? _GEN_166[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & mem_stq_retry_e_out_bits_uop_is_amo) : will_fire_store_commit_0_will_fire ? _GEN_62 : will_fire_load_wakeup_0_will_fire & _GEN_166[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_uses_ldq = _GEN_306 ? _mem_xcpt_uops_WIRE_0_uses_ldq : will_fire_store_commit_0_will_fire ? _GEN_63[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_167[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :429:31, :464:79, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_uses_stq = _GEN_306 ? _mem_xcpt_uops_WIRE_0_uses_stq : will_fire_store_commit_0_will_fire ? _GEN_64[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_168[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :429:31, :464:79, :501:88, :535:61, :596:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_sys_pc2epc = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sys_pc2epc : will_fire_load_retry_0_will_fire ? _GEN_169[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_65[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_65[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_169[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_is_unique = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_unique : will_fire_load_retry_0_will_fire ? _GEN_170[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_66[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_66[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_170[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_flush_on_commit = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_flush_on_commit : will_fire_load_retry_0_will_fire ? _GEN_171[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_67[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_67[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_171[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_is_rs1 = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_is_rs1 : will_fire_load_retry_0_will_fire ? _GEN_172[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_68[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_68[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_172[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ldst = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst : will_fire_load_retry_0_will_fire ? _GEN_173[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_69[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_69[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_173[ldq_wakeup_idx] : 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1 = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1 : will_fire_load_retry_0_will_fire ? _GEN_174[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_70[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_70[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_174[ldq_wakeup_idx] : 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2 = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2 : will_fire_load_retry_0_will_fire ? _GEN_175[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_71[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_71[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_175[ldq_wakeup_idx] : 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_lrs3 = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs3 : will_fire_load_retry_0_will_fire ? _GEN_176[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_72[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_72[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_176[ldq_wakeup_idx] : 6'h0;	// @[generators/boom/src/main/scala/common/consts.scala:270:20, generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_val = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_val : will_fire_load_retry_0_will_fire ? _GEN_177[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_73[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_73[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_177[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_dst_rtype = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_dst_rtype : will_fire_load_retry_0_will_fire ? _GEN_178[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_74[stq_retry_idx] : 2'h2) : will_fire_store_commit_0_will_fire ? _GEN_74[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_178[ldq_wakeup_idx] : 2'h2;	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30, generators/boom/src/main/scala/util/util.scala:351:72]
  assign io_dmem_req_bits_0_bits_uop_lrs1_rtype = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1_rtype : will_fire_load_retry_0_will_fire ? _GEN_179[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_75[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_75[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_179[ldq_wakeup_idx] : 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2_rtype = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2_rtype : will_fire_load_retry_0_will_fire ? _GEN_180[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_76[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_76[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_180[ldq_wakeup_idx] : 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_frs3_en = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_frs3_en : will_fire_load_retry_0_will_fire ? _GEN_181[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_77[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_77[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_181[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_fp_val = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_val : will_fire_load_retry_0_will_fire ? _GEN_182[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_78[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_78[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_182[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_fp_single = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_single : will_fire_load_retry_0_will_fire ? _GEN_183[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_79[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_79[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_183[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_pf_if = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_pf_if : will_fire_load_retry_0_will_fire ? _GEN_184[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_80[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_80[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_184[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ae_if = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ae_if : will_fire_load_retry_0_will_fire ? _GEN_185[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_81[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_81[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_185[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ma_if = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ma_if : will_fire_load_retry_0_will_fire ? _GEN_186[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_82[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_82[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_186[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_bp_debug_if = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_debug_if : will_fire_load_retry_0_will_fire ? _GEN_187[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_83[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_83[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_187[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_bp_xcpt_if = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_xcpt_if : will_fire_load_retry_0_will_fire ? _GEN_188[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_84[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_84[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_188[ldq_wakeup_idx];	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_debug_fsrc = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_fsrc : will_fire_load_retry_0_will_fire ? _GEN_189[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_85[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_85[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_189[ldq_wakeup_idx] : 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_uop_debug_tsrc = _GEN_306 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_tsrc : will_fire_load_retry_0_will_fire ? _GEN_190[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_86[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_86[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_190[ldq_wakeup_idx] : 2'h0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:205:17, :218:29, :222:42, :414:30, :421:30, :429:31, :464:79, :477:79, :501:88, :535:61, :596:24, :598:53, :600:24, :601:24, :760:28, :767:39, :770:30, :774:43, :777:30, :781:45, :788:33, :795:44, :798:30]
  assign io_dmem_req_bits_0_bits_addr = _mem_paddr_WIRE_0;	// @[generators/boom/src/main/scala/lsu/lsu.scala:767:39, :769:30, :774:43]
  assign io_dmem_req_bits_0_bits_data = _GEN_306 ? 64'h0 : will_fire_store_commit_0_will_fire ? _GEN_305[dmem_req_0_bits_data_size] : will_fire_load_wakeup_0_will_fire | will_fire_hella_incoming_0_will_fire | ~will_fire_hella_wakeup_0_will_fire ? 64'h0 : hella_data_data;	// @[generators/boom/src/main/scala/lsu/lsu.scala:204:14, :218:29, :222:42, :242:34, :247:20, :535:61, :762:28, :767:39, :774:43, :781:45, :784:33, :795:44, :803:47, :808:39, :820:5, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:{13,19}]
  assign io_dmem_req_bits_0_bits_is_hella = ~(_GEN_306 | will_fire_store_commit_0_will_fire | will_fire_load_wakeup_0_will_fire) & (will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire);	// @[generators/boom/src/main/scala/lsu/lsu.scala:218:29, :535:61, :763:31, :767:39, :774:43, :781:45, :795:44, :803:47, :815:39, :820:5]
  assign io_dmem_s1_kill_0 = _GEN_761 ? (_GEN_763 ? io_dmem_s1_kill_0_REG_93 : _GEN_764 ? io_dmem_s1_kill_0_REG_94 : _GEN_765 ? io_dmem_s1_kill_0_REG_95 : _GEN_759) : _GEN_759;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1149:{45,72}, :1150:123, :1151:9, :1154:{46,56}, :1157:60, :1158:9, :1160:{46,56}, :1163:37, :1164:9, :1166:{46,56}]
  assign io_dmem_brupdate_b1_resolve_mask = io_core_brupdate_b1_resolve_mask;
  assign io_dmem_brupdate_b1_mispredict_mask = io_core_brupdate_b1_mispredict_mask;
  assign io_dmem_exception = io_core_exception;
  assign io_dmem_release_ready = will_fire_release_0_will_fire;	// @[generators/boom/src/main/scala/lsu/lsu.scala:535:61]
  assign io_dmem_force_order = _GEN_859 & _GEN_860 | io_core_fence_dmem;	// @[generators/boom/src/main/scala/lsu/lsu.scala:346:25, :1497:29, :1498:3, :1499:{43,64}, :1500:27]
  assign io_hellacache_req_ready = _io_hellacache_req_ready_output;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1530:21]
  assign io_hellacache_s2_nack = ~_GEN_862 & _GEN_861;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1527:27, :1530:34, :1536:38, :1553:{28,43}]
  assign io_hellacache_resp_valid = ~(_GEN_862 | _GEN_861 | _GEN_863) & _GEN_767 & _GEN_864;	// @[generators/boom/src/main/scala/lsu/lsu.scala:1291:28, :1527:27, :1529:28, :1530:34, :1536:38, :1553:{28,43}, :1556:{28,38}, :1563:40, :1565:35]
  assign io_hellacache_resp_bits_data = io_dmem_resp_0_bits_data;
  assign io_hellacache_s2_xcpt_ae_ld = ~(_io_hellacache_req_ready_output | _GEN_2 | _GEN_861) & _GEN_863 & hella_xcpt_ae_ld;	// @[generators/boom/src/main/scala/lsu/lsu.scala:244:34, :804:26, :1528:27, :1530:{21,34}, :1536:38, :1553:{28,43}, :1556:{28,38}]
endmodule

