{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695859615292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695859615292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 21:06:55 2023 " "Processing started: Wed Sep 27 21:06:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695859615292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859615292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SensorDigital -c SensorDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off SensorDigital -c SensorDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859615292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695859615879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695859615879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "baud_rate_gen.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/baud_rate_gen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/receiver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/transmitter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/uart.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file data_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selector " "Found entity 1: data_selector" {  } { { "data_selector.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/data_selector.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "instr_decoder.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/instr_decoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE main_state_machine.v(27) " "Verilog HDL Declaration information at main_state_machine.v(27): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "main_state_machine.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main_state_machine.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695859624711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file main_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_state_machine " "Found entity 1: main_state_machine" {  } { { "main_state_machine.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main_state_machine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packer.v 1 1 " "Found 1 design units, including 1 entities, in source file packer.v" { { "Info" "ISGN_ENTITY_NAME" "1 packer " "Found entity 1: packer" {  } { { "packer.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/packer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "request_separator.v(33) " "Verilog HDL information at request_separator.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "request_separator.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/request_separator.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695859624716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "request_separator.v 1 1 " "Found 1 design units, including 1 entities, in source file request_separator.v" { { "Info" "ISGN_ENTITY_NAME" "1 request_separator " "Found entity 1: request_separator" {  } { { "request_separator.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/request_separator.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file send_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_pc " "Found entity 1: send_pc" {  } { { "send_pc.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/send_pc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695859624720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859624720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695859624754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:UART " "Elaborating entity \"uart\" for hierarchy \"uart:UART\"" {  } { { "main.v" "UART" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen uart:UART\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"uart:UART\|baud_rate_gen:uart_baud\"" {  } { { "uart.v" "uart_baud" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/uart.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter uart:UART\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"uart:UART\|transmitter:uart_tx\"" {  } { { "uart.v" "uart_tx" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver uart:UART\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"uart:UART\|receiver:uart_rx\"" {  } { { "uart.v" "uart_rx" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/uart.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:SENSOR " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:SENSOR\"" {  } { { "main.v" "SENSOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DHT11.v(101) " "Verilog HDL assignment warning at DHT11.v(101): truncated value with size 32 to match size of target (6)" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695859624812 "|main|DHT11:SENSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11.v(254) " "Verilog HDL assignment warning at DHT11.v(254): truncated value with size 41 to match size of target (40)" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695859624814 "|main|DHT11:SENSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11.v(257) " "Verilog HDL assignment warning at DHT11.v(257): truncated value with size 41 to match size of target (40)" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695859624814 "|main|DHT11:SENSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 DHT11.v(307) " "Verilog HDL assignment warning at DHT11.v(307): truncated value with size 32 to match size of target (23)" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695859624815 "|main|DHT11:SENSOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder instr_decoder:DECODIFICADOR " "Elaborating entity \"instr_decoder\" for hierarchy \"instr_decoder:DECODIFICADOR\"" {  } { { "main.v" "DECODIFICADOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instr_decoder.v(26) " "Verilog HDL assignment warning at instr_decoder.v(26): truncated value with size 32 to match size of target (1)" {  } { { "instr_decoder.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/instr_decoder.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695859624845 "|main|instr_decoder:DECODIFICADOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instr_decoder.v(32) " "Verilog HDL assignment warning at instr_decoder.v(32): truncated value with size 32 to match size of target (1)" {  } { { "instr_decoder.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/instr_decoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695859624846 "|main|instr_decoder:DECODIFICADOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_separator request_separator:SEPARADOR " "Elaborating entity \"request_separator\" for hierarchy \"request_separator:SEPARADOR\"" {  } { { "main.v" "SEPARADOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_state_machine main_state_machine:MAQUINA_ESTADOS " "Elaborating entity \"main_state_machine\" for hierarchy \"main_state_machine:MAQUINA_ESTADOS\"" {  } { { "main.v" "MAQUINA_ESTADOS" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selector data_selector:SELETOR " "Elaborating entity \"data_selector\" for hierarchy \"data_selector:SELETOR\"" {  } { { "main.v" "SELETOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packer packer:ORGANIZADOR " "Elaborating entity \"packer\" for hierarchy \"packer:ORGANIZADOR\"" {  } { { "main.v" "ORGANIZADOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_pc send_pc:ENVIA_PC " "Elaborating entity \"send_pc\" for hierarchy \"send_pc:ENVIA_PC\"" {  } { { "main.v" "ENVIA_PC" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859624885 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695859625499 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 32 -1 0 } } { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695859625509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695859625510 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "request_separator:SEPARADOR\|DONE_OUT request_separator:SEPARADOR\|DONE_OUT~_emulated request_separator:SEPARADOR\|DONE_OUT~1 " "Register \"request_separator:SEPARADOR\|DONE_OUT\" is converted into an equivalent circuit using register \"request_separator:SEPARADOR\|DONE_OUT~_emulated\" and latch \"request_separator:SEPARADOR\|DONE_OUT~1\"" {  } { { "request_separator.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/request_separator.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695859625510 "|main|request_separator:SEPARADOR|DONE_OUT"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1695859625510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695859625779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695859626450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/output_files/SensorDigital.map.smsg " "Generated suppressed messages file C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/output_files/SensorDigital.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859626507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695859626607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695859626607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "440 " "Implemented 440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695859626672 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695859626672 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695859626672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695859626672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695859626672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695859626687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 21:07:06 2023 " "Processing ended: Wed Sep 27 21:07:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695859626687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695859626687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695859626687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695859626687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695859628091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695859628091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 21:07:07 2023 " "Processing started: Wed Sep 27 21:07:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695859628091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695859628091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SensorDigital -c SensorDigital " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SensorDigital -c SensorDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695859628091 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695859628210 ""}
{ "Info" "0" "" "Project  = SensorDigital" {  } {  } 0 0 "Project  = SensorDigital" 0 0 "Fitter" 0 0 1695859628210 ""}
{ "Info" "0" "" "Revision = SensorDigital" {  } {  } 0 0 "Revision = SensorDigital" 0 0 "Fitter" 0 0 1695859628210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695859628278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695859628278 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SensorDigital EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"SensorDigital\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695859628289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695859628343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695859628343 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695859628536 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695859628542 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695859628686 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695859628686 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695859628690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695859628690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695859628690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695859628690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695859628690 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695859628690 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695859628692 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695859629172 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695859629393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SensorDigital.sdc " "Synopsys Design Constraints File file not found: 'SensorDigital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695859629394 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695859629395 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SEPARADOR\|DONE_OUT~2\|combout " "Node \"SEPARADOR\|DONE_OUT~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695859629398 ""} { "Warning" "WSTA_SCC_NODE" "SEPARADOR\|DONE_OUT~6\|dataa " "Node \"SEPARADOR\|DONE_OUT~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695859629398 ""} { "Warning" "WSTA_SCC_NODE" "SEPARADOR\|DONE_OUT~6\|combout " "Node \"SEPARADOR\|DONE_OUT~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695859629398 ""} { "Warning" "WSTA_SCC_NODE" "SEPARADOR\|DONE_OUT~2\|datad " "Node \"SEPARADOR\|DONE_OUT~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695859629398 ""}  } { { "request_separator.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/request_separator.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695859629398 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695859629402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695859629403 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695859629403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695859629481 ""}  } { { "main.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695859629481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:SENSOR\|clk_1mhz  " "Automatically promoted node DHT11:SENSOR\|clk_1mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695859629481 ""}  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695859629481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_state_machine:MAQUINA_ESTADOS\|pack  " "Automatically promoted node main_state_machine:MAQUINA_ESTADOS\|pack " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695859629481 ""}  } { { "main_state_machine.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main_state_machine.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695859629481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:UART\|receiver:uart_rx\|rdy  " "Automatically promoted node uart:UART\|receiver:uart_rx\|rdy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695859629481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART\|receiver:uart_rx\|rdy~0 " "Destination node uart:UART\|receiver:uart_rx\|rdy~0" {  } { { "receiver.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/receiver.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695859629481 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695859629481 ""}  } { { "receiver.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/receiver.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695859629481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695859629758 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695859629759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695859629759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695859629761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695859629763 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695859629765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695859629765 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695859629765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695859629817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695859629818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695859629818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 1 19 1 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 1 input, 19 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695859629821 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695859629821 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695859629821 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695859629822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695859629822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695859629822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695859629822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695859629822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695859629822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695859629822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695859629822 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695859629822 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695859629822 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695859629886 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695859629891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695859630808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695859630984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695859631008 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695859635356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695859635356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695859635718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X34_Y33 X44_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y33 to location X44_Y43"} { { 12 { 0 ""} 34 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695859637345 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695859637345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695859638566 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695859638566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695859638571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695859638716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695859638729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695859638927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695859638927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695859639152 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695859639667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/output_files/SensorDigital.fit.smsg " "Generated suppressed messages file C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/output_files/SensorDigital.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695859640129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5716 " "Peak virtual memory: 5716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695859640550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 21:07:20 2023 " "Processing ended: Wed Sep 27 21:07:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695859640550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695859640550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695859640550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695859640550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695859641673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695859641673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 21:07:21 2023 " "Processing started: Wed Sep 27 21:07:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695859641673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695859641673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SensorDigital -c SensorDigital " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SensorDigital -c SensorDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695859641673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695859642260 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695859643148 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695859643192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695859643405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 21:07:23 2023 " "Processing ended: Wed Sep 27 21:07:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695859643405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695859643405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695859643405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695859643405 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695859644119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695859644830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695859644830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 21:07:24 2023 " "Processing started: Wed Sep 27 21:07:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695859644830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695859644830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SensorDigital -c SensorDigital " "Command: quartus_sta SensorDigital -c SensorDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695859644830 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695859644955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695859645233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695859645234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859645294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859645294 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1695859645547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SensorDigital.sdc " "Synopsys Design Constraints File file not found: 'SensorDigital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695859645569 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859645570 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695859645573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:SENSOR\|clk_1mhz DHT11:SENSOR\|clk_1mhz " "create_clock -period 1.000 -name DHT11:SENSOR\|clk_1mhz DHT11:SENSOR\|clk_1mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695859645573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:UART\|receiver:uart_rx\|rdy uart:UART\|receiver:uart_rx\|rdy " "create_clock -period 1.000 -name uart:UART\|receiver:uart_rx\|rdy uart:UART\|receiver:uart_rx\|rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695859645573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name request_separator:SEPARADOR\|DONE request_separator:SEPARADOR\|DONE " "create_clock -period 1.000 -name request_separator:SEPARADOR\|DONE request_separator:SEPARADOR\|DONE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695859645573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_state_machine:MAQUINA_ESTADOS\|pack main_state_machine:MAQUINA_ESTADOS\|pack " "create_clock -period 1.000 -name main_state_machine:MAQUINA_ESTADOS\|pack main_state_machine:MAQUINA_ESTADOS\|pack" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695859645573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_state_machine:MAQUINA_ESTADOS\|idle main_state_machine:MAQUINA_ESTADOS\|idle " "create_clock -period 1.000 -name main_state_machine:MAQUINA_ESTADOS\|idle main_state_machine:MAQUINA_ESTADOS\|idle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695859645573 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695859645573 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SEPARADOR\|DONE_OUT~2\|combout " "Node \"SEPARADOR\|DONE_OUT~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695859645576 ""} { "Warning" "WSTA_SCC_NODE" "SEPARADOR\|DONE_OUT~6\|datac " "Node \"SEPARADOR\|DONE_OUT~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695859645576 ""} { "Warning" "WSTA_SCC_NODE" "SEPARADOR\|DONE_OUT~6\|combout " "Node \"SEPARADOR\|DONE_OUT~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695859645576 ""} { "Warning" "WSTA_SCC_NODE" "SEPARADOR\|DONE_OUT~2\|dataa " "Node \"SEPARADOR\|DONE_OUT~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695859645576 ""}  } { { "request_separator.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/request_separator.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695859645576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695859645581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695859645583 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695859645584 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695859645595 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695859645637 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695859645637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.313 " "Worst-case setup slack is -5.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.313            -156.007 clk  " "   -5.313            -156.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.899              -4.899 main_state_machine:MAQUINA_ESTADOS\|idle  " "   -4.899              -4.899 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.324             -88.920 main_state_machine:MAQUINA_ESTADOS\|pack  " "   -4.324             -88.920 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.291            -311.044 DHT11:SENSOR\|clk_1mhz  " "   -3.291            -311.044 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313              -0.994 uart:UART\|receiver:uart_rx\|rdy  " "   -0.313              -0.994 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 request_separator:SEPARADOR\|DONE  " "    0.012               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859645642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk  " "    0.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 DHT11:SENSOR\|clk_1mhz  " "    0.410               0.000 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 uart:UART\|receiver:uart_rx\|rdy  " "    0.415               0.000 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 request_separator:SEPARADOR\|DONE  " "    0.641               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 main_state_machine:MAQUINA_ESTADOS\|pack  " "    0.654               0.000 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.907               0.000 main_state_machine:MAQUINA_ESTADOS\|idle  " "    1.907               0.000 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859645649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.452 " "Worst-case recovery slack is -1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452             -94.799 DHT11:SENSOR\|clk_1mhz  " "   -1.452             -94.799 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536              -0.536 request_separator:SEPARADOR\|DONE  " "   -0.536              -0.536 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859645655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 request_separator:SEPARADOR\|DONE  " "    0.665               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421               0.000 DHT11:SENSOR\|clk_1mhz  " "    1.421               0.000 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859645659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.370 clk  " "   -3.000            -108.370 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -173.475 DHT11:SENSOR\|clk_1mhz  " "   -1.285            -173.475 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 main_state_machine:MAQUINA_ESTADOS\|pack  " "   -1.285             -28.270 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 uart:UART\|receiver:uart_rx\|rdy  " "   -1.285              -6.425 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 request_separator:SEPARADOR\|DONE  " "   -1.285              -1.285 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 main_state_machine:MAQUINA_ESTADOS\|idle  " "    0.420               0.000 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859645663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859645663 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695859645789 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695859645789 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695859645795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695859645815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695859646113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695859646204 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695859646220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695859646220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.776 " "Worst-case setup slack is -4.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.776            -135.001 clk  " "   -4.776            -135.001 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.422              -4.422 main_state_machine:MAQUINA_ESTADOS\|idle  " "   -4.422              -4.422 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.839             -78.706 main_state_machine:MAQUINA_ESTADOS\|pack  " "   -3.839             -78.706 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.883            -274.593 DHT11:SENSOR\|clk_1mhz  " "   -2.883            -274.593 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -0.594 uart:UART\|receiver:uart_rx\|rdy  " "   -0.198              -0.594 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 request_separator:SEPARADOR\|DONE  " "    0.077               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clk  " "    0.345               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 DHT11:SENSOR\|clk_1mhz  " "    0.360               0.000 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 uart:UART\|receiver:uart_rx\|rdy  " "    0.371               0.000 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 request_separator:SEPARADOR\|DONE  " "    0.586               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 main_state_machine:MAQUINA_ESTADOS\|pack  " "    0.591               0.000 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.691               0.000 main_state_machine:MAQUINA_ESTADOS\|idle  " "    1.691               0.000 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.258 " "Worst-case recovery slack is -1.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258             -81.051 DHT11:SENSOR\|clk_1mhz  " "   -1.258             -81.051 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385              -0.385 request_separator:SEPARADOR\|DONE  " "   -0.385              -0.385 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.598 " "Worst-case removal slack is 0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 request_separator:SEPARADOR\|DONE  " "    0.598               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 DHT11:SENSOR\|clk_1mhz  " "    1.307               0.000 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.370 clk  " "   -3.000            -108.370 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -173.475 DHT11:SENSOR\|clk_1mhz  " "   -1.285            -173.475 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 main_state_machine:MAQUINA_ESTADOS\|pack  " "   -1.285             -28.270 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 uart:UART\|receiver:uart_rx\|rdy  " "   -1.285              -6.425 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 request_separator:SEPARADOR\|DONE  " "   -1.285              -1.285 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 main_state_machine:MAQUINA_ESTADOS\|idle  " "    0.429               0.000 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695859646430 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695859646430 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695859646439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695859646577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695859646581 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695859646581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.263 " "Worst-case setup slack is -2.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.263             -35.761 clk  " "   -2.263             -35.761 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.190              -2.190 main_state_machine:MAQUINA_ESTADOS\|idle  " "   -2.190              -2.190 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.619             -33.076 main_state_machine:MAQUINA_ESTADOS\|pack  " "   -1.619             -33.076 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065             -89.744 DHT11:SENSOR\|clk_1mhz  " "   -1.065             -89.744 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 request_separator:SEPARADOR\|DONE  " "    0.239               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 uart:UART\|receiver:uart_rx\|rdy  " "    0.349               0.000 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk  " "    0.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 DHT11:SENSOR\|clk_1mhz  " "    0.186               0.000 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 uart:UART\|receiver:uart_rx\|rdy  " "    0.192               0.000 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 main_state_machine:MAQUINA_ESTADOS\|pack  " "    0.271               0.000 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 request_separator:SEPARADOR\|DONE  " "    0.572               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 main_state_machine:MAQUINA_ESTADOS\|idle  " "    0.892               0.000 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.324 " "Worst-case recovery slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324             -13.227 DHT11:SENSOR\|clk_1mhz  " "   -0.324             -13.227 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 request_separator:SEPARADOR\|DONE  " "   -0.113              -0.113 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.337 " "Worst-case removal slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 request_separator:SEPARADOR\|DONE  " "    0.337               0.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 DHT11:SENSOR\|clk_1mhz  " "    0.675               0.000 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.474 clk  " "   -3.000             -89.474 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -135.000 DHT11:SENSOR\|clk_1mhz  " "   -1.000            -135.000 DHT11:SENSOR\|clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 main_state_machine:MAQUINA_ESTADOS\|pack  " "   -1.000             -22.000 main_state_machine:MAQUINA_ESTADOS\|pack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 uart:UART\|receiver:uart_rx\|rdy  " "   -1.000              -5.000 uart:UART\|receiver:uart_rx\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 request_separator:SEPARADOR\|DONE  " "   -1.000              -1.000 request_separator:SEPARADOR\|DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 main_state_machine:MAQUINA_ESTADOS\|idle  " "    0.456               0.000 main_state_machine:MAQUINA_ESTADOS\|idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695859646633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695859646633 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695859646865 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695859646865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695859647286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695859647287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695859647381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 21:07:27 2023 " "Processing ended: Wed Sep 27 21:07:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695859647381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695859647381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695859647381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695859647381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695859648635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695859648635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 21:07:28 2023 " "Processing started: Wed Sep 27 21:07:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695859648635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695859648635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SensorDigital -c SensorDigital " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SensorDigital -c SensorDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695859648635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695859649262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SensorDigital.vo C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/simulation/questa/ simulation " "Generated file SensorDigital.vo in folder \"C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695859649374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695859649401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 21:07:29 2023 " "Processing ended: Wed Sep 27 21:07:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695859649401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695859649401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695859649401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695859649401 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695859650091 ""}
