

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ClefiaKeySet256_label10'
================================================================
* Date:           Mon Dec 12 08:58:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      217|      217|  2.170 us|  2.170 us|  217|  217|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaKeySet256_label10  |      215|      215|        18|         16|          1|    13|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idx35_i = alloca i32 1"   --->   Operation 21 'alloca' 'idx35_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 22 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %idx35_i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [clefia.c:374->clefia.c:402]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lk_4_addr_14 = getelementptr i8 %lk_4, i64 0, i64 1" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 27 'getelementptr' 'lk_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lk_4_addr_15 = getelementptr i8 %lk_4, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'lk_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lk_4_addr_30 = getelementptr i8 %lk_4, i64 0, i64 17" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 29 'getelementptr' 'lk_4_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lk_4_addr_31 = getelementptr i8 %lk_4, i64 0, i64 16"   --->   Operation 30 'getelementptr' 'lk_4_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln373 = icmp_eq  i4 %i, i4 13" [clefia.c:373->clefia.c:402]   --->   Operation 31 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln373 = add i4 %i, i4 1" [clefia.c:373->clefia.c:402]   --->   Operation 32 'add' 'add_ln373' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %for.body.split.i, void %while.body.i2348.preheader.exitStub" [clefia.c:373->clefia.c:402]   --->   Operation 33 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln374 = trunc i4 %i" [clefia.c:374->clefia.c:402]   --->   Operation 34 'trunc' 'trunc_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 1" [clefia.c:374->clefia.c:402]   --->   Operation 35 'bitselect' 'tmp' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i, i4 0" [clefia.c:381->clefia.c:402]   --->   Operation 36 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln374 = zext i8 %shl_ln1" [clefia.c:374->clefia.c:402]   --->   Operation 37 'zext' 'zext_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln121_1 = add i9 %zext_ln374, i9 160" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 38 'add' 'add_ln121_1' <Predicate = (!icmp_ln373)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %add_ln121_1" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 39 'zext' 'zext_ln121' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%con256_addr_16 = getelementptr i8 %con256, i64 0, i64 %zext_ln121" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 40 'getelementptr' 'con256_addr_16' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln374 = br i1 %tmp, void %while.body.split.i2266.0, void %while.body.split.i2181.0" [clefia.c:374->clefia.c:402]   --->   Operation 41 'br' 'br_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%lk_4_load_30 = load i5 %lk_4_addr_15" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 42 'load' 'lk_4_load_30' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%con256_load_16 = load i9 %con256_addr_16" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 43 'load' 'con256_load_16' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln121_2 = add i9 %zext_ln374, i9 161" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 44 'add' 'add_ln121_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln121_74 = zext i9 %add_ln121_2" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 45 'zext' 'zext_ln121_74' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%con256_addr_17 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_74" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 46 'getelementptr' 'con256_addr_17' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%lk_4_load = load i5 %lk_4_addr_14" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 47 'load' 'lk_4_load' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%con256_load_17 = load i9 %con256_addr_17" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 48 'load' 'con256_load_17' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %trunc_ln374, void %if.end26.i, void %while.body.split.i2273.0" [clefia.c:382->clefia.c:402]   --->   Operation 49 'br' 'br_ln382' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%lk_4_load_31 = load i5 %lk_4_addr_31" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 50 'load' 'lk_4_load_31' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr_16" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 51 'load' 'con256_load' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln121_27 = add i9 %zext_ln374, i9 161" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 52 'add' 'add_ln121_27' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln121_61 = zext i9 %add_ln121_27" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 53 'zext' 'zext_ln121_61' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%con256_addr = getelementptr i8 %con256, i64 0, i64 %zext_ln121_61" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 54 'getelementptr' 'con256_addr' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%lk_4_load_15 = load i5 %lk_4_addr_30" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 55 'load' 'lk_4_load_15' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%con256_load_32 = load i9 %con256_addr" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 56 'load' 'con256_load_32' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %trunc_ln374, void %if.end.i56, void %while.body.split.i2188.0" [clefia.c:376->clefia.c:402]   --->   Operation 57 'br' 'br_ln376' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%lk_4_addr_12 = getelementptr i8 %lk_4, i64 0, i64 3" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 58 'getelementptr' 'lk_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lk_4_addr_13 = getelementptr i8 %lk_4, i64 0, i64 2" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 59 'getelementptr' 'lk_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%lk_4_addr_28 = getelementptr i8 %lk_4, i64 0, i64 19" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 60 'getelementptr' 'lk_4_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%lk_4_addr_29 = getelementptr i8 %lk_4, i64 0, i64 18" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 61 'getelementptr' 'lk_4_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%lk_4_load_30 = load i5 %lk_4_addr_15" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 62 'load' 'lk_4_load_30' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%con256_load_16 = load i9 %con256_addr_16" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 63 'load' 'con256_load_16' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%lk_4_load = load i5 %lk_4_addr_14" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 64 'load' 'lk_4_load' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%con256_load_17 = load i9 %con256_addr_17" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 65 'load' 'con256_load_17' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln121_3 = add i9 %zext_ln374, i9 162" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 66 'add' 'add_ln121_3' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln121_76 = zext i9 %add_ln121_3" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 67 'zext' 'zext_ln121_76' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%con256_addr_18 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_76" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 68 'getelementptr' 'con256_addr_18' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%lk_4_load_1 = load i5 %lk_4_addr_13" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 69 'load' 'lk_4_load_1' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%con256_load_18 = load i9 %con256_addr_18" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 70 'load' 'con256_load_18' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln121_4 = add i9 %zext_ln374, i9 163" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 71 'add' 'add_ln121_4' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln121_78 = zext i9 %add_ln121_4" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 72 'zext' 'zext_ln121_78' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%con256_addr_19 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_78" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 73 'getelementptr' 'con256_addr_19' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%lk_4_load_2 = load i5 %lk_4_addr_12" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 74 'load' 'lk_4_load_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%con256_load_19 = load i9 %con256_addr_19" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 75 'load' 'con256_load_19' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%lk_4_load_31 = load i5 %lk_4_addr_31" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 76 'load' 'lk_4_load_31' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr_16" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 77 'load' 'con256_load' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 78 [1/2] (2.32ns)   --->   "%lk_4_load_15 = load i5 %lk_4_addr_30" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 78 'load' 'lk_4_load_15' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%con256_load_32 = load i9 %con256_addr" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 79 'load' 'con256_load_32' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln121_28 = add i9 %zext_ln374, i9 162" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 80 'add' 'add_ln121_28' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln121_63 = zext i9 %add_ln121_28" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 81 'zext' 'zext_ln121_63' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%con256_addr_32 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_63" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 82 'getelementptr' 'con256_addr_32' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (2.32ns)   --->   "%lk_4_load_16 = load i5 %lk_4_addr_29" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 83 'load' 'lk_4_load_16' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%con256_load_33 = load i9 %con256_addr_32" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 84 'load' 'con256_load_33' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 85 [1/1] (1.82ns)   --->   "%add_ln121_29 = add i9 %zext_ln374, i9 163" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 85 'add' 'add_ln121_29' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln121_65 = zext i9 %add_ln121_29" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 86 'zext' 'zext_ln121_65' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%con256_addr_33 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_65" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 87 'getelementptr' 'con256_addr_33' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%lk_4_load_17 = load i5 %lk_4_addr_28" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 88 'load' 'lk_4_load_17' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%con256_load_34 = load i9 %con256_addr_33" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 89 'load' 'con256_load_34' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%lk_4_addr_10 = getelementptr i8 %lk_4, i64 0, i64 5" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 90 'getelementptr' 'lk_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%lk_4_addr_11 = getelementptr i8 %lk_4, i64 0, i64 4" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 91 'getelementptr' 'lk_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lk_4_addr_26 = getelementptr i8 %lk_4, i64 0, i64 21" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 92 'getelementptr' 'lk_4_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%lk_4_addr_27 = getelementptr i8 %lk_4, i64 0, i64 20" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 93 'getelementptr' 'lk_4_addr_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%idx35_i_load_1 = load i8 %idx35_i" [clefia.c:364->clefia.c:402]   --->   Operation 94 'load' 'idx35_i_load_1' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln364 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [clefia.c:364->clefia.c:402]   --->   Operation 95 'specloopname' 'specloopname_ln364' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln364 = or i8 %idx35_i_load_1, i8 8" [clefia.c:364->clefia.c:402]   --->   Operation 96 'or' 'or_ln364' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i8 %or_ln364" [clefia.c:364->clefia.c:402]   --->   Operation 97 'zext' 'zext_ln364' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln364" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 98 'getelementptr' 'rk_addr' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln124_77 = xor i8 %con256_load_16, i8 %lk_4_load_30" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 99 'xor' 'xor_ln124_77' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_77, i8 %rk_addr" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 100 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln121_20 = or i8 %idx35_i_load_1, i8 9" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 101 'or' 'or_ln121_20' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln121_75 = zext i8 %or_ln121_20" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 102 'zext' 'zext_ln121_75' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%rk_addr_1 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_75" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 103 'getelementptr' 'rk_addr_1' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.99ns)   --->   "%xor_ln124_78 = xor i8 %con256_load_17, i8 %lk_4_load" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 104 'xor' 'xor_ln124_78' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_78, i8 %rk_addr_1" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 105 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 106 [1/2] (2.32ns)   --->   "%lk_4_load_1 = load i5 %lk_4_addr_13" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 106 'load' 'lk_4_load_1' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/2] (3.25ns)   --->   "%con256_load_18 = load i9 %con256_addr_18" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 107 'load' 'con256_load_18' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 108 [1/2] (2.32ns)   --->   "%lk_4_load_2 = load i5 %lk_4_addr_12" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 108 'load' 'lk_4_load_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%con256_load_19 = load i9 %con256_addr_19" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 109 'load' 'con256_load_19' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 110 [1/1] (1.82ns)   --->   "%add_ln121_6 = add i9 %zext_ln374, i9 164" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 110 'add' 'add_ln121_6' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln121_80 = zext i9 %add_ln121_6" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 111 'zext' 'zext_ln121_80' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%con256_addr_20 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_80" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 112 'getelementptr' 'con256_addr_20' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (2.32ns)   --->   "%lk_4_load_3 = load i5 %lk_4_addr_11" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 113 'load' 'lk_4_load_3' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 114 [2/2] (3.25ns)   --->   "%con256_load_20 = load i9 %con256_addr_20" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 114 'load' 'con256_load_20' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln121_7 = add i9 %zext_ln374, i9 165" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 115 'add' 'add_ln121_7' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln121_82 = zext i9 %add_ln121_7" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 116 'zext' 'zext_ln121_82' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%con256_addr_21 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_82" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 117 'getelementptr' 'con256_addr_21' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%lk_4_load_4 = load i5 %lk_4_addr_10" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 118 'load' 'lk_4_load_4' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 119 [2/2] (3.25ns)   --->   "%con256_load_21 = load i9 %con256_addr_21" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 119 'load' 'con256_load_21' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 120 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %con256_load, i8 %lk_4_load_31" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 120 'xor' 'xor_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %rk_addr" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 121 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln121 = or i8 %idx35_i_load_1, i8 9" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 122 'or' 'or_ln121' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln121_62 = zext i8 %or_ln121" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 123 'zext' 'zext_ln121_62' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%rk_addr_17 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_62" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 124 'getelementptr' 'rk_addr_17' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.99ns)   --->   "%xor_ln124_62 = xor i8 %con256_load_32, i8 %lk_4_load_15" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 125 'xor' 'xor_ln124_62' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_62, i8 %rk_addr_17" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 126 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 127 [1/2] (2.32ns)   --->   "%lk_4_load_16 = load i5 %lk_4_addr_29" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 127 'load' 'lk_4_load_16' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%con256_load_33 = load i9 %con256_addr_32" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 128 'load' 'con256_load_33' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 129 [1/2] (2.32ns)   --->   "%lk_4_load_17 = load i5 %lk_4_addr_28" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 129 'load' 'lk_4_load_17' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 130 [1/2] (3.25ns)   --->   "%con256_load_34 = load i9 %con256_addr_33" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 130 'load' 'con256_load_34' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 131 [1/1] (1.82ns)   --->   "%add_ln121_30 = add i9 %zext_ln374, i9 164" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 131 'add' 'add_ln121_30' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln121_67 = zext i9 %add_ln121_30" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 132 'zext' 'zext_ln121_67' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%con256_addr_34 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_67" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 133 'getelementptr' 'con256_addr_34' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (2.32ns)   --->   "%lk_4_load_18 = load i5 %lk_4_addr_27" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 134 'load' 'lk_4_load_18' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 135 [2/2] (3.25ns)   --->   "%con256_load_35 = load i9 %con256_addr_34" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 135 'load' 'con256_load_35' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 136 [1/1] (1.82ns)   --->   "%add_ln121_32 = add i9 %zext_ln374, i9 165" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 136 'add' 'add_ln121_32' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln121_69 = zext i9 %add_ln121_32" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 137 'zext' 'zext_ln121_69' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%con256_addr_35 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_69" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 138 'getelementptr' 'con256_addr_35' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (2.32ns)   --->   "%lk_4_load_19 = load i5 %lk_4_addr_26" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 139 'load' 'lk_4_load_19' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%con256_load_36 = load i9 %con256_addr_35" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 140 'load' 'con256_load_36' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%lk_4_addr_8 = getelementptr i8 %lk_4, i64 0, i64 7" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 141 'getelementptr' 'lk_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%lk_4_addr_9 = getelementptr i8 %lk_4, i64 0, i64 6" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 142 'getelementptr' 'lk_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%lk_4_addr_24 = getelementptr i8 %lk_4, i64 0, i64 23" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 143 'getelementptr' 'lk_4_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%lk_4_addr_25 = getelementptr i8 %lk_4, i64 0, i64 22" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 144 'getelementptr' 'lk_4_addr_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln121_21 = or i8 %idx35_i_load_1, i8 10" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 145 'or' 'or_ln121_21' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln121_77 = zext i8 %or_ln121_21" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 146 'zext' 'zext_ln121_77' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%rk_addr_2 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_77" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 147 'getelementptr' 'rk_addr_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.99ns)   --->   "%xor_ln124_79 = xor i8 %con256_load_18, i8 %lk_4_load_1" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 148 'xor' 'xor_ln124_79' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_79, i8 %rk_addr_2" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 149 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln121_22 = or i8 %idx35_i_load_1, i8 11" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 150 'or' 'or_ln121_22' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln121_79 = zext i8 %or_ln121_22" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 151 'zext' 'zext_ln121_79' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%rk_addr_3 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_79" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 152 'getelementptr' 'rk_addr_3' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.99ns)   --->   "%xor_ln124_80 = xor i8 %con256_load_19, i8 %lk_4_load_2" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 153 'xor' 'xor_ln124_80' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_80, i8 %rk_addr_3" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 154 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 155 [1/2] (2.32ns)   --->   "%lk_4_load_3 = load i5 %lk_4_addr_11" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 155 'load' 'lk_4_load_3' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 156 [1/2] (3.25ns)   --->   "%con256_load_20 = load i9 %con256_addr_20" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 156 'load' 'con256_load_20' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 157 [1/2] (2.32ns)   --->   "%lk_4_load_4 = load i5 %lk_4_addr_10" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 157 'load' 'lk_4_load_4' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 158 [1/2] (3.25ns)   --->   "%con256_load_21 = load i9 %con256_addr_21" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 158 'load' 'con256_load_21' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 159 [1/1] (1.82ns)   --->   "%add_ln121_9 = add i9 %zext_ln374, i9 166" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 159 'add' 'add_ln121_9' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln121_84 = zext i9 %add_ln121_9" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 160 'zext' 'zext_ln121_84' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%con256_addr_22 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_84" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 161 'getelementptr' 'con256_addr_22' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 162 [2/2] (2.32ns)   --->   "%lk_4_load_5 = load i5 %lk_4_addr_9" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 162 'load' 'lk_4_load_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 163 [2/2] (3.25ns)   --->   "%con256_load_22 = load i9 %con256_addr_22" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 163 'load' 'con256_load_22' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 164 [1/1] (1.82ns)   --->   "%add_ln121_10 = add i9 %zext_ln374, i9 167" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 164 'add' 'add_ln121_10' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln121_86 = zext i9 %add_ln121_10" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 165 'zext' 'zext_ln121_86' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%con256_addr_23 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_86" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 166 'getelementptr' 'con256_addr_23' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_4 : Operation 167 [2/2] (2.32ns)   --->   "%lk_4_load_6 = load i5 %lk_4_addr_8" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 167 'load' 'lk_4_load_6' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 168 [2/2] (3.25ns)   --->   "%con256_load_23 = load i9 %con256_addr_23" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 168 'load' 'con256_load_23' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln121_14 = or i8 %idx35_i_load_1, i8 10" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 169 'or' 'or_ln121_14' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln121_64 = zext i8 %or_ln121_14" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 170 'zext' 'zext_ln121_64' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%rk_addr_18 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_64" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 171 'getelementptr' 'rk_addr_18' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.99ns)   --->   "%xor_ln124_63 = xor i8 %con256_load_33, i8 %lk_4_load_16" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 172 'xor' 'xor_ln124_63' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_63, i8 %rk_addr_18" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 173 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln121_15 = or i8 %idx35_i_load_1, i8 11" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 174 'or' 'or_ln121_15' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln121_66 = zext i8 %or_ln121_15" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 175 'zext' 'zext_ln121_66' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%rk_addr_19 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_66" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 176 'getelementptr' 'rk_addr_19' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.99ns)   --->   "%xor_ln124_64 = xor i8 %con256_load_34, i8 %lk_4_load_17" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 177 'xor' 'xor_ln124_64' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_64, i8 %rk_addr_19" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 178 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 179 [1/2] (2.32ns)   --->   "%lk_4_load_18 = load i5 %lk_4_addr_27" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 179 'load' 'lk_4_load_18' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 180 [1/2] (3.25ns)   --->   "%con256_load_35 = load i9 %con256_addr_34" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 180 'load' 'con256_load_35' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 181 [1/2] (2.32ns)   --->   "%lk_4_load_19 = load i5 %lk_4_addr_26" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 181 'load' 'lk_4_load_19' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 182 [1/2] (3.25ns)   --->   "%con256_load_36 = load i9 %con256_addr_35" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 182 'load' 'con256_load_36' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 183 [1/1] (1.82ns)   --->   "%add_ln121_34 = add i9 %zext_ln374, i9 166" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 183 'add' 'add_ln121_34' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln121_71 = zext i9 %add_ln121_34" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 184 'zext' 'zext_ln121_71' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%con256_addr_36 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_71" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 185 'getelementptr' 'con256_addr_36' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 186 [2/2] (2.32ns)   --->   "%lk_4_load_20 = load i5 %lk_4_addr_25" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 186 'load' 'lk_4_load_20' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 187 [2/2] (3.25ns)   --->   "%con256_load_37 = load i9 %con256_addr_36" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 187 'load' 'con256_load_37' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 188 [1/1] (1.82ns)   --->   "%add_ln121_37 = add i9 %zext_ln374, i9 167" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 188 'add' 'add_ln121_37' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln121_73 = zext i9 %add_ln121_37" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 189 'zext' 'zext_ln121_73' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%con256_addr_37 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_73" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 190 'getelementptr' 'con256_addr_37' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_4 : Operation 191 [2/2] (2.32ns)   --->   "%lk_4_load_21 = load i5 %lk_4_addr_24" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 191 'load' 'lk_4_load_21' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 192 [2/2] (3.25ns)   --->   "%con256_load_38 = load i9 %con256_addr_37" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 192 'load' 'con256_load_38' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%lk_4_addr_6 = getelementptr i8 %lk_4, i64 0, i64 9" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 193 'getelementptr' 'lk_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%lk_4_addr_7 = getelementptr i8 %lk_4, i64 0, i64 8" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 194 'getelementptr' 'lk_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%lk_4_addr_22 = getelementptr i8 %lk_4, i64 0, i64 25" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 195 'getelementptr' 'lk_4_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%lk_4_addr_23 = getelementptr i8 %lk_4, i64 0, i64 24" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 196 'getelementptr' 'lk_4_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln121_23 = or i8 %idx35_i_load_1, i8 12" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 197 'or' 'or_ln121_23' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln121_81 = zext i8 %or_ln121_23" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 198 'zext' 'zext_ln121_81' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%rk_addr_4 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_81" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 199 'getelementptr' 'rk_addr_4' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.99ns)   --->   "%xor_ln124_81 = xor i8 %con256_load_20, i8 %lk_4_load_3" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 200 'xor' 'xor_ln124_81' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_81, i8 %rk_addr_4" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 201 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%or_ln121_24 = or i8 %idx35_i_load_1, i8 13" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 202 'or' 'or_ln121_24' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln121_83 = zext i8 %or_ln121_24" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 203 'zext' 'zext_ln121_83' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%rk_addr_5 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_83" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 204 'getelementptr' 'rk_addr_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.99ns)   --->   "%xor_ln124_82 = xor i8 %con256_load_21, i8 %lk_4_load_4" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 205 'xor' 'xor_ln124_82' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_82, i8 %rk_addr_5" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 206 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 207 [1/2] (2.32ns)   --->   "%lk_4_load_5 = load i5 %lk_4_addr_9" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 207 'load' 'lk_4_load_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 208 [1/2] (3.25ns)   --->   "%con256_load_22 = load i9 %con256_addr_22" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 208 'load' 'con256_load_22' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 209 [1/2] (2.32ns)   --->   "%lk_4_load_6 = load i5 %lk_4_addr_8" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 209 'load' 'lk_4_load_6' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 210 [1/2] (3.25ns)   --->   "%con256_load_23 = load i9 %con256_addr_23" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 210 'load' 'con256_load_23' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 211 [1/1] (1.82ns)   --->   "%add_ln121_11 = add i9 %zext_ln374, i9 168" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 211 'add' 'add_ln121_11' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln121_88 = zext i9 %add_ln121_11" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 212 'zext' 'zext_ln121_88' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%con256_addr_24 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_88" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 213 'getelementptr' 'con256_addr_24' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 214 [2/2] (2.32ns)   --->   "%lk_4_load_7 = load i5 %lk_4_addr_7" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 214 'load' 'lk_4_load_7' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 215 [2/2] (3.25ns)   --->   "%con256_load_24 = load i9 %con256_addr_24" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 215 'load' 'con256_load_24' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 216 [1/1] (1.82ns)   --->   "%add_ln121_13 = add i9 %zext_ln374, i9 169" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 216 'add' 'add_ln121_13' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln121_90 = zext i9 %add_ln121_13" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 217 'zext' 'zext_ln121_90' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%con256_addr_25 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_90" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 218 'getelementptr' 'con256_addr_25' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_5 : Operation 219 [2/2] (2.32ns)   --->   "%lk_4_load_8 = load i5 %lk_4_addr_6" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 219 'load' 'lk_4_load_8' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 220 [2/2] (3.25ns)   --->   "%con256_load_25 = load i9 %con256_addr_25" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 220 'load' 'con256_load_25' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln121_16 = or i8 %idx35_i_load_1, i8 12" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 221 'or' 'or_ln121_16' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln121_68 = zext i8 %or_ln121_16" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 222 'zext' 'zext_ln121_68' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%rk_addr_20 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_68" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 223 'getelementptr' 'rk_addr_20' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.99ns)   --->   "%xor_ln124_65 = xor i8 %con256_load_35, i8 %lk_4_load_18" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 224 'xor' 'xor_ln124_65' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_65, i8 %rk_addr_20" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 225 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln121_17 = or i8 %idx35_i_load_1, i8 13" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 226 'or' 'or_ln121_17' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln121_70 = zext i8 %or_ln121_17" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 227 'zext' 'zext_ln121_70' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%rk_addr_21 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_70" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 228 'getelementptr' 'rk_addr_21' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.99ns)   --->   "%xor_ln124_66 = xor i8 %con256_load_36, i8 %lk_4_load_19" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 229 'xor' 'xor_ln124_66' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_66, i8 %rk_addr_21" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 230 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 231 [1/2] (2.32ns)   --->   "%lk_4_load_20 = load i5 %lk_4_addr_25" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 231 'load' 'lk_4_load_20' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 232 [1/2] (3.25ns)   --->   "%con256_load_37 = load i9 %con256_addr_36" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 232 'load' 'con256_load_37' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 233 [1/2] (2.32ns)   --->   "%lk_4_load_21 = load i5 %lk_4_addr_24" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 233 'load' 'lk_4_load_21' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 234 [1/2] (3.25ns)   --->   "%con256_load_38 = load i9 %con256_addr_37" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 234 'load' 'con256_load_38' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 235 [1/1] (1.82ns)   --->   "%add_ln121_39 = add i9 %zext_ln374, i9 168" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 235 'add' 'add_ln121_39' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln121_105 = zext i9 %add_ln121_39" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 236 'zext' 'zext_ln121_105' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%con256_addr_38 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_105" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 237 'getelementptr' 'con256_addr_38' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 238 [2/2] (2.32ns)   --->   "%lk_4_load_22 = load i5 %lk_4_addr_23" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 238 'load' 'lk_4_load_22' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 239 [2/2] (3.25ns)   --->   "%con256_load_39 = load i9 %con256_addr_38" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 239 'load' 'con256_load_39' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 240 [1/1] (1.82ns)   --->   "%add_ln121_41 = add i9 %zext_ln374, i9 169" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 240 'add' 'add_ln121_41' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln121_107 = zext i9 %add_ln121_41" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 241 'zext' 'zext_ln121_107' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%con256_addr_39 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_107" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 242 'getelementptr' 'con256_addr_39' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_5 : Operation 243 [2/2] (2.32ns)   --->   "%lk_4_load_23 = load i5 %lk_4_addr_22" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 243 'load' 'lk_4_load_23' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 244 [2/2] (3.25ns)   --->   "%con256_load_40 = load i9 %con256_addr_39" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 244 'load' 'con256_load_40' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%lk_4_addr_4 = getelementptr i8 %lk_4, i64 0, i64 11" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 245 'getelementptr' 'lk_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%lk_4_addr_5 = getelementptr i8 %lk_4, i64 0, i64 10" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 246 'getelementptr' 'lk_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%lk_4_addr_20 = getelementptr i8 %lk_4, i64 0, i64 27" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 247 'getelementptr' 'lk_4_addr_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%lk_4_addr_21 = getelementptr i8 %lk_4, i64 0, i64 26" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 248 'getelementptr' 'lk_4_addr_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln121_25 = or i8 %idx35_i_load_1, i8 14" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 249 'or' 'or_ln121_25' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln121_85 = zext i8 %or_ln121_25" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 250 'zext' 'zext_ln121_85' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%rk_addr_6 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_85" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 251 'getelementptr' 'rk_addr_6' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.99ns)   --->   "%xor_ln124_83 = xor i8 %con256_load_22, i8 %lk_4_load_5" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 252 'xor' 'xor_ln124_83' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_83, i8 %rk_addr_6" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 253 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln121_26 = or i8 %idx35_i_load_1, i8 15" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 254 'or' 'or_ln121_26' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln121_87 = zext i8 %or_ln121_26" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 255 'zext' 'zext_ln121_87' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%rk_addr_7 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_87" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 256 'getelementptr' 'rk_addr_7' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.99ns)   --->   "%xor_ln124_84 = xor i8 %con256_load_23, i8 %lk_4_load_6" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 257 'xor' 'xor_ln124_84' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_84, i8 %rk_addr_7" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 258 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 259 [1/2] (2.32ns)   --->   "%lk_4_load_7 = load i5 %lk_4_addr_7" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 259 'load' 'lk_4_load_7' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 260 [1/2] (3.25ns)   --->   "%con256_load_24 = load i9 %con256_addr_24" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 260 'load' 'con256_load_24' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 261 [1/2] (2.32ns)   --->   "%lk_4_load_8 = load i5 %lk_4_addr_6" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 261 'load' 'lk_4_load_8' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 262 [1/2] (3.25ns)   --->   "%con256_load_25 = load i9 %con256_addr_25" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 262 'load' 'con256_load_25' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 263 [1/1] (1.82ns)   --->   "%add_ln121_15 = add i9 %zext_ln374, i9 170" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 263 'add' 'add_ln121_15' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln121_92 = zext i9 %add_ln121_15" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 264 'zext' 'zext_ln121_92' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%con256_addr_26 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_92" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 265 'getelementptr' 'con256_addr_26' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 266 [2/2] (2.32ns)   --->   "%lk_4_load_9 = load i5 %lk_4_addr_5" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 266 'load' 'lk_4_load_9' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 267 [2/2] (3.25ns)   --->   "%con256_load_26 = load i9 %con256_addr_26" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 267 'load' 'con256_load_26' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 268 [1/1] (1.82ns)   --->   "%add_ln121_17 = add i9 %zext_ln374, i9 171" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 268 'add' 'add_ln121_17' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln121_94 = zext i9 %add_ln121_17" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 269 'zext' 'zext_ln121_94' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%con256_addr_27 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_94" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 270 'getelementptr' 'con256_addr_27' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_6 : Operation 271 [2/2] (2.32ns)   --->   "%lk_4_load_10 = load i5 %lk_4_addr_4" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 271 'load' 'lk_4_load_10' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 272 [2/2] (3.25ns)   --->   "%con256_load_27 = load i9 %con256_addr_27" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 272 'load' 'con256_load_27' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln121_18 = or i8 %idx35_i_load_1, i8 14" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 273 'or' 'or_ln121_18' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln121_72 = zext i8 %or_ln121_18" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 274 'zext' 'zext_ln121_72' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%rk_addr_22 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_72" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 275 'getelementptr' 'rk_addr_22' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.99ns)   --->   "%xor_ln124_67 = xor i8 %con256_load_37, i8 %lk_4_load_20" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 276 'xor' 'xor_ln124_67' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_67, i8 %rk_addr_22" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 277 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln121_19 = or i8 %idx35_i_load_1, i8 15" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 278 'or' 'or_ln121_19' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln121_104 = zext i8 %or_ln121_19" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 279 'zext' 'zext_ln121_104' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%rk_addr_23 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_104" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 280 'getelementptr' 'rk_addr_23' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.99ns)   --->   "%xor_ln124_68 = xor i8 %con256_load_38, i8 %lk_4_load_21" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 281 'xor' 'xor_ln124_68' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_68, i8 %rk_addr_23" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 282 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 283 [1/2] (2.32ns)   --->   "%lk_4_load_22 = load i5 %lk_4_addr_23" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 283 'load' 'lk_4_load_22' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 284 [1/2] (3.25ns)   --->   "%con256_load_39 = load i9 %con256_addr_38" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 284 'load' 'con256_load_39' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 285 [1/2] (2.32ns)   --->   "%lk_4_load_23 = load i5 %lk_4_addr_22" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 285 'load' 'lk_4_load_23' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 286 [1/2] (3.25ns)   --->   "%con256_load_40 = load i9 %con256_addr_39" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 286 'load' 'con256_load_40' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 287 [1/1] (1.82ns)   --->   "%add_ln121_43 = add i9 %zext_ln374, i9 170" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 287 'add' 'add_ln121_43' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln121_109 = zext i9 %add_ln121_43" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 288 'zext' 'zext_ln121_109' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%con256_addr_40 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_109" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 289 'getelementptr' 'con256_addr_40' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 290 [2/2] (2.32ns)   --->   "%lk_4_load_24 = load i5 %lk_4_addr_21" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 290 'load' 'lk_4_load_24' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 291 [2/2] (3.25ns)   --->   "%con256_load_41 = load i9 %con256_addr_40" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 291 'load' 'con256_load_41' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 292 [1/1] (1.82ns)   --->   "%add_ln121_45 = add i9 %zext_ln374, i9 171" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 292 'add' 'add_ln121_45' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln121_111 = zext i9 %add_ln121_45" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 293 'zext' 'zext_ln121_111' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%con256_addr_41 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_111" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 294 'getelementptr' 'con256_addr_41' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_6 : Operation 295 [2/2] (2.32ns)   --->   "%lk_4_load_25 = load i5 %lk_4_addr_20" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 295 'load' 'lk_4_load_25' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 296 [2/2] (3.25ns)   --->   "%con256_load_42 = load i9 %con256_addr_41" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 296 'load' 'con256_load_42' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%lk_4_addr_2 = getelementptr i8 %lk_4, i64 0, i64 13" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 297 'getelementptr' 'lk_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%lk_4_addr_3 = getelementptr i8 %lk_4, i64 0, i64 12" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 298 'getelementptr' 'lk_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%lk_4_addr_18 = getelementptr i8 %lk_4, i64 0, i64 29" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 299 'getelementptr' 'lk_4_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%lk_4_addr_19 = getelementptr i8 %lk_4, i64 0, i64 28" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 300 'getelementptr' 'lk_4_addr_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (1.91ns)   --->   "%add_ln121_12 = add i8 %or_ln364, i8 8" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 301 'add' 'add_ln121_12' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln121_89 = zext i8 %add_ln121_12" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 302 'zext' 'zext_ln121_89' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%rk_addr_8 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_89" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 303 'getelementptr' 'rk_addr_8' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.99ns)   --->   "%xor_ln124_85 = xor i8 %con256_load_24, i8 %lk_4_load_7" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 304 'xor' 'xor_ln124_85' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_85, i8 %rk_addr_8" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 305 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 306 [1/1] (1.91ns)   --->   "%add_ln121_14 = add i8 %or_ln364, i8 9" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 306 'add' 'add_ln121_14' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln121_91 = zext i8 %add_ln121_14" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 307 'zext' 'zext_ln121_91' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%rk_addr_9 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_91" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 308 'getelementptr' 'rk_addr_9' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.99ns)   --->   "%xor_ln124_86 = xor i8 %con256_load_25, i8 %lk_4_load_8" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 309 'xor' 'xor_ln124_86' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_86, i8 %rk_addr_9" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 310 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 311 [1/2] (2.32ns)   --->   "%lk_4_load_9 = load i5 %lk_4_addr_5" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 311 'load' 'lk_4_load_9' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 312 [1/2] (3.25ns)   --->   "%con256_load_26 = load i9 %con256_addr_26" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 312 'load' 'con256_load_26' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 313 [1/2] (2.32ns)   --->   "%lk_4_load_10 = load i5 %lk_4_addr_4" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 313 'load' 'lk_4_load_10' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 314 [1/2] (3.25ns)   --->   "%con256_load_27 = load i9 %con256_addr_27" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 314 'load' 'con256_load_27' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 315 [1/1] (1.82ns)   --->   "%add_ln121_19 = add i9 %zext_ln374, i9 172" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 315 'add' 'add_ln121_19' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln121_96 = zext i9 %add_ln121_19" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 316 'zext' 'zext_ln121_96' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%con256_addr_28 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_96" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 317 'getelementptr' 'con256_addr_28' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_7 : Operation 318 [2/2] (2.32ns)   --->   "%lk_4_load_11 = load i5 %lk_4_addr_3" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 318 'load' 'lk_4_load_11' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 319 [2/2] (3.25ns)   --->   "%con256_load_28 = load i9 %con256_addr_28" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 319 'load' 'con256_load_28' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 320 [1/1] (1.82ns)   --->   "%add_ln121_21 = add i9 %zext_ln374, i9 173" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 320 'add' 'add_ln121_21' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln121_98 = zext i9 %add_ln121_21" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 321 'zext' 'zext_ln121_98' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%con256_addr_29 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_98" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 322 'getelementptr' 'con256_addr_29' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_7 : Operation 323 [2/2] (2.32ns)   --->   "%lk_4_load_12 = load i5 %lk_4_addr_2" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 323 'load' 'lk_4_load_12' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 324 [2/2] (3.25ns)   --->   "%con256_load_29 = load i9 %con256_addr_29" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 324 'load' 'con256_load_29' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 325 [1/1] (1.91ns)   --->   "%add_ln121_40 = add i8 %or_ln364, i8 8" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 325 'add' 'add_ln121_40' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln121_106 = zext i8 %add_ln121_40" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 326 'zext' 'zext_ln121_106' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%rk_addr_24 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_106" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 327 'getelementptr' 'rk_addr_24' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.99ns)   --->   "%xor_ln124_69 = xor i8 %con256_load_39, i8 %lk_4_load_22" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 328 'xor' 'xor_ln124_69' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_69, i8 %rk_addr_24" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 329 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 330 [1/1] (1.91ns)   --->   "%add_ln121_42 = add i8 %or_ln364, i8 9" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 330 'add' 'add_ln121_42' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln121_108 = zext i8 %add_ln121_42" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 331 'zext' 'zext_ln121_108' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%rk_addr_25 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_108" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 332 'getelementptr' 'rk_addr_25' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.99ns)   --->   "%xor_ln124_70 = xor i8 %con256_load_40, i8 %lk_4_load_23" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 333 'xor' 'xor_ln124_70' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 334 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_70, i8 %rk_addr_25" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 334 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 335 [1/2] (2.32ns)   --->   "%lk_4_load_24 = load i5 %lk_4_addr_21" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 335 'load' 'lk_4_load_24' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 336 [1/2] (3.25ns)   --->   "%con256_load_41 = load i9 %con256_addr_40" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 336 'load' 'con256_load_41' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 337 [1/2] (2.32ns)   --->   "%lk_4_load_25 = load i5 %lk_4_addr_20" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 337 'load' 'lk_4_load_25' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 338 [1/2] (3.25ns)   --->   "%con256_load_42 = load i9 %con256_addr_41" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 338 'load' 'con256_load_42' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 339 [1/1] (1.82ns)   --->   "%add_ln121 = add i9 %zext_ln374, i9 172" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 339 'add' 'add_ln121' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln121_113 = zext i9 %add_ln121" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 340 'zext' 'zext_ln121_113' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%con256_addr_42 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_113" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 341 'getelementptr' 'con256_addr_42' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_7 : Operation 342 [2/2] (2.32ns)   --->   "%lk_4_load_26 = load i5 %lk_4_addr_19" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 342 'load' 'lk_4_load_26' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 343 [2/2] (3.25ns)   --->   "%con256_load_43 = load i9 %con256_addr_42" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 343 'load' 'con256_load_43' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 344 [1/1] (1.82ns)   --->   "%add_ln121_48 = add i9 %zext_ln374, i9 173" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 344 'add' 'add_ln121_48' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln121_115 = zext i9 %add_ln121_48" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 345 'zext' 'zext_ln121_115' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%con256_addr_43 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_115" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 346 'getelementptr' 'con256_addr_43' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_7 : Operation 347 [2/2] (2.32ns)   --->   "%lk_4_load_27 = load i5 %lk_4_addr_18" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 347 'load' 'lk_4_load_27' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 348 [2/2] (3.25ns)   --->   "%con256_load_44 = load i9 %con256_addr_43" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 348 'load' 'con256_load_44' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%lk_4_addr = getelementptr i8 %lk_4, i64 0, i64 15" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 349 'getelementptr' 'lk_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%lk_4_addr_1 = getelementptr i8 %lk_4, i64 0, i64 14" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 350 'getelementptr' 'lk_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%lk_4_addr_16 = getelementptr i8 %lk_4, i64 0, i64 31" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 351 'getelementptr' 'lk_4_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%lk_4_addr_17 = getelementptr i8 %lk_4, i64 0, i64 30" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 352 'getelementptr' 'lk_4_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 353 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 354 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (1.91ns)   --->   "%add_ln121_16 = add i8 %or_ln364, i8 10" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 355 'add' 'add_ln121_16' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln121_93 = zext i8 %add_ln121_16" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 356 'zext' 'zext_ln121_93' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%rk_addr_10 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_93" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 357 'getelementptr' 'rk_addr_10' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (0.99ns)   --->   "%xor_ln124_87 = xor i8 %con256_load_26, i8 %lk_4_load_9" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 358 'xor' 'xor_ln124_87' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_87, i8 %rk_addr_10" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 359 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 360 [1/1] (1.91ns)   --->   "%add_ln121_18 = add i8 %or_ln364, i8 11" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 360 'add' 'add_ln121_18' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln121_95 = zext i8 %add_ln121_18" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 361 'zext' 'zext_ln121_95' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%rk_addr_11 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_95" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 362 'getelementptr' 'rk_addr_11' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.99ns)   --->   "%xor_ln124_88 = xor i8 %con256_load_27, i8 %lk_4_load_10" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 363 'xor' 'xor_ln124_88' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 364 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_88, i8 %rk_addr_11" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 364 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 365 [1/2] (2.32ns)   --->   "%lk_4_load_11 = load i5 %lk_4_addr_3" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 365 'load' 'lk_4_load_11' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 366 [1/2] (3.25ns)   --->   "%con256_load_28 = load i9 %con256_addr_28" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 366 'load' 'con256_load_28' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 367 [1/2] (2.32ns)   --->   "%lk_4_load_12 = load i5 %lk_4_addr_2" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 367 'load' 'lk_4_load_12' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 368 [1/2] (3.25ns)   --->   "%con256_load_29 = load i9 %con256_addr_29" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 368 'load' 'con256_load_29' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 369 [1/1] (1.82ns)   --->   "%add_ln121_23 = add i9 %zext_ln374, i9 174" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 369 'add' 'add_ln121_23' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln121_100 = zext i9 %add_ln121_23" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 370 'zext' 'zext_ln121_100' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%con256_addr_30 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_100" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 371 'getelementptr' 'con256_addr_30' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_8 : Operation 372 [2/2] (2.32ns)   --->   "%lk_4_load_13 = load i5 %lk_4_addr_1" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 372 'load' 'lk_4_load_13' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 373 [2/2] (3.25ns)   --->   "%con256_load_30 = load i9 %con256_addr_30" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 373 'load' 'con256_load_30' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 374 [1/1] (1.82ns)   --->   "%add_ln121_25 = add i9 %zext_ln374, i9 175" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 374 'add' 'add_ln121_25' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln121_102 = zext i9 %add_ln121_25" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 375 'zext' 'zext_ln121_102' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%con256_addr_31 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_102" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 376 'getelementptr' 'con256_addr_31' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_8 : Operation 377 [2/2] (2.32ns)   --->   "%lk_4_load_14 = load i5 %lk_4_addr" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 377 'load' 'lk_4_load_14' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 378 [2/2] (3.25ns)   --->   "%con256_load_31 = load i9 %con256_addr_31" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 378 'load' 'con256_load_31' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 379 [1/1] (1.91ns)   --->   "%add_ln121_44 = add i8 %or_ln364, i8 10" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 379 'add' 'add_ln121_44' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln121_110 = zext i8 %add_ln121_44" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 380 'zext' 'zext_ln121_110' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_8 : Operation 381 [1/1] (0.00ns)   --->   "%rk_addr_26 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_110" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 381 'getelementptr' 'rk_addr_26' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_8 : Operation 382 [1/1] (0.99ns)   --->   "%xor_ln124_71 = xor i8 %con256_load_41, i8 %lk_4_load_24" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 382 'xor' 'xor_ln124_71' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 383 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_71, i8 %rk_addr_26" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 383 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 384 [1/1] (1.91ns)   --->   "%add_ln121_46 = add i8 %or_ln364, i8 11" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 384 'add' 'add_ln121_46' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln121_112 = zext i8 %add_ln121_46" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 385 'zext' 'zext_ln121_112' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%rk_addr_27 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_112" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 386 'getelementptr' 'rk_addr_27' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (0.99ns)   --->   "%xor_ln124_72 = xor i8 %con256_load_42, i8 %lk_4_load_25" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 387 'xor' 'xor_ln124_72' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_72, i8 %rk_addr_27" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 388 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 389 [1/2] (2.32ns)   --->   "%lk_4_load_26 = load i5 %lk_4_addr_19" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 389 'load' 'lk_4_load_26' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 390 [1/2] (3.25ns)   --->   "%con256_load_43 = load i9 %con256_addr_42" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 390 'load' 'con256_load_43' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 391 [1/2] (2.32ns)   --->   "%lk_4_load_27 = load i5 %lk_4_addr_18" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 391 'load' 'lk_4_load_27' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 392 [1/2] (3.25ns)   --->   "%con256_load_44 = load i9 %con256_addr_43" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 392 'load' 'con256_load_44' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 393 [1/1] (1.82ns)   --->   "%add_ln121_50 = add i9 %zext_ln374, i9 174" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 393 'add' 'add_ln121_50' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln121_117 = zext i9 %add_ln121_50" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 394 'zext' 'zext_ln121_117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%con256_addr_44 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_117" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 395 'getelementptr' 'con256_addr_44' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_8 : Operation 396 [2/2] (2.32ns)   --->   "%lk_4_load_28 = load i5 %lk_4_addr_17" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 396 'load' 'lk_4_load_28' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 397 [2/2] (3.25ns)   --->   "%con256_load_45 = load i9 %con256_addr_44" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 397 'load' 'con256_load_45' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 398 [1/1] (1.82ns)   --->   "%add_ln121_52 = add i9 %zext_ln374, i9 175" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 398 'add' 'add_ln121_52' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln121_119 = zext i9 %add_ln121_52" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 399 'zext' 'zext_ln121_119' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%con256_addr_45 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_119" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 400 'getelementptr' 'con256_addr_45' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_8 : Operation 401 [2/2] (2.32ns)   --->   "%lk_4_load_29 = load i5 %lk_4_addr_16" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 401 'load' 'lk_4_load_29' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 402 [2/2] (3.25ns)   --->   "%con256_load_46 = load i9 %con256_addr_45" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 402 'load' 'con256_load_46' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 650 'ret' 'ret_ln0' <Predicate = (icmp_ln373)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 403 [1/1] (1.91ns)   --->   "%add_ln121_20 = add i8 %or_ln364, i8 12" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 403 'add' 'add_ln121_20' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln121_97 = zext i8 %add_ln121_20" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 404 'zext' 'zext_ln121_97' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%rk_addr_12 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_97" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 405 'getelementptr' 'rk_addr_12' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.99ns)   --->   "%xor_ln124_89 = xor i8 %con256_load_28, i8 %lk_4_load_11" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 406 'xor' 'xor_ln124_89' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_89, i8 %rk_addr_12" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 407 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 408 [1/1] (1.91ns)   --->   "%add_ln121_22 = add i8 %or_ln364, i8 13" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 408 'add' 'add_ln121_22' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln121_99 = zext i8 %add_ln121_22" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 409 'zext' 'zext_ln121_99' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "%rk_addr_13 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_99" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 410 'getelementptr' 'rk_addr_13' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.99ns)   --->   "%xor_ln124_90 = xor i8 %con256_load_29, i8 %lk_4_load_12" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 411 'xor' 'xor_ln124_90' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_90, i8 %rk_addr_13" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 412 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 413 [1/2] (2.32ns)   --->   "%lk_4_load_13 = load i5 %lk_4_addr_1" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 413 'load' 'lk_4_load_13' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 414 [1/2] (3.25ns)   --->   "%con256_load_30 = load i9 %con256_addr_30" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 414 'load' 'con256_load_30' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_9 : Operation 415 [1/2] (2.32ns)   --->   "%lk_4_load_14 = load i5 %lk_4_addr" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 415 'load' 'lk_4_load_14' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln124_2 = trunc i8 %lk_4_load_14" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 416 'trunc' 'trunc_ln124_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 417 [1/2] (3.25ns)   --->   "%con256_load_31 = load i9 %con256_addr_31" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 417 'load' 'con256_load_31' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_9 : Operation 418 [1/1] (0.99ns)   --->   "%xor_ln124_92 = xor i8 %con256_load_31, i8 %lk_4_load_14" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 418 'xor' 'xor_ln124_92' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln246_2 = trunc i8 %lk_4_load_30" [clefia.c:246->clefia.c:385->clefia.c:402]   --->   Operation 419 'trunc' 'trunc_ln246_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%lshr_ln246_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load, i32 1, i32 7" [clefia.c:246->clefia.c:385->clefia.c:402]   --->   Operation 420 'partselect' 'lshr_ln246_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln246_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_2, i7 %lshr_ln246_5" [clefia.c:246->clefia.c:385->clefia.c:402]   --->   Operation 421 'bitconcatenate' 'or_ln246_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln247_2 = trunc i8 %lk_4_load" [clefia.c:247->clefia.c:385->clefia.c:402]   --->   Operation 422 'trunc' 'trunc_ln247_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%lshr_ln247_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_1, i32 1, i32 7" [clefia.c:247->clefia.c:385->clefia.c:402]   --->   Operation 423 'partselect' 'lshr_ln247_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln247_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_2, i7 %lshr_ln247_5" [clefia.c:247->clefia.c:385->clefia.c:402]   --->   Operation 424 'bitconcatenate' 'or_ln247_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln248_2 = trunc i8 %lk_4_load_1" [clefia.c:248->clefia.c:385->clefia.c:402]   --->   Operation 425 'trunc' 'trunc_ln248_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_30, i32 1, i32 7" [clefia.c:255->clefia.c:385->clefia.c:402]   --->   Operation 426 'partselect' 'tmp_11' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_14, i32 7" [clefia.c:262->clefia.c:385->clefia.c:402]   --->   Operation 427 'bitselect' 'tmp_33' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln246_5, i5 %lk_4_addr_15" [clefia.c:117]   --->   Operation 428 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 429 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln247_5, i5 %lk_4_addr_14" [clefia.c:117]   --->   Operation 429 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 430 [1/1] (1.91ns)   --->   "%add_ln121_47 = add i8 %or_ln364, i8 12" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 430 'add' 'add_ln121_47' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln121_114 = zext i8 %add_ln121_47" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 431 'zext' 'zext_ln121_114' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%rk_addr_28 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_114" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 432 'getelementptr' 'rk_addr_28' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.99ns)   --->   "%xor_ln124_73 = xor i8 %con256_load_43, i8 %lk_4_load_26" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 433 'xor' 'xor_ln124_73' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_73, i8 %rk_addr_28" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 434 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 435 [1/1] (1.91ns)   --->   "%add_ln121_49 = add i8 %or_ln364, i8 13" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 435 'add' 'add_ln121_49' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln121_116 = zext i8 %add_ln121_49" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 436 'zext' 'zext_ln121_116' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%rk_addr_29 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_116" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 437 'getelementptr' 'rk_addr_29' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 438 [1/1] (0.99ns)   --->   "%xor_ln124_74 = xor i8 %con256_load_44, i8 %lk_4_load_27" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 438 'xor' 'xor_ln124_74' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_74, i8 %rk_addr_29" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 439 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 440 [1/2] (2.32ns)   --->   "%lk_4_load_28 = load i5 %lk_4_addr_17" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 440 'load' 'lk_4_load_28' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 441 [1/2] (3.25ns)   --->   "%con256_load_45 = load i9 %con256_addr_44" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 441 'load' 'con256_load_45' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_9 : Operation 442 [1/2] (2.32ns)   --->   "%lk_4_load_29 = load i5 %lk_4_addr_16" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 442 'load' 'lk_4_load_29' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i8 %lk_4_load_29" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 443 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 444 [1/2] (3.25ns)   --->   "%con256_load_46 = load i9 %con256_addr_45" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 444 'load' 'con256_load_46' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_9 : Operation 445 [1/1] (0.99ns)   --->   "%xor_ln124_76 = xor i8 %con256_load_46, i8 %lk_4_load_29" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 445 'xor' 'xor_ln124_76' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_4_load_31" [clefia.c:246->clefia.c:379->clefia.c:402]   --->   Operation 446 'trunc' 'trunc_ln246' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%lshr_ln246_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_15, i32 1, i32 7" [clefia.c:246->clefia.c:379->clefia.c:402]   --->   Operation 447 'partselect' 'lshr_ln246_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln246_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln246_6" [clefia.c:246->clefia.c:379->clefia.c:402]   --->   Operation 448 'bitconcatenate' 'or_ln246_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_4_load_15" [clefia.c:247->clefia.c:379->clefia.c:402]   --->   Operation 449 'trunc' 'trunc_ln247' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%lshr_ln247_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_16, i32 1, i32 7" [clefia.c:247->clefia.c:379->clefia.c:402]   --->   Operation 450 'partselect' 'lshr_ln247_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln247_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln247_6" [clefia.c:247->clefia.c:379->clefia.c:402]   --->   Operation 451 'bitconcatenate' 'or_ln247_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_4_load_16" [clefia.c:248->clefia.c:379->clefia.c:402]   --->   Operation 452 'trunc' 'trunc_ln248' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_31, i32 1, i32 7" [clefia.c:255->clefia.c:379->clefia.c:402]   --->   Operation 453 'partselect' 'tmp_s' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_29, i32 7" [clefia.c:262->clefia.c:379->clefia.c:402]   --->   Operation 454 'bitselect' 'tmp_25' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln246_6, i5 %lk_4_addr_31" [clefia.c:117]   --->   Operation 455 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 456 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln247_6, i5 %lk_4_addr_30" [clefia.c:117]   --->   Operation 456 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 5.16>
ST_10 : Operation 457 [1/1] (1.91ns)   --->   "%add_ln121_24 = add i8 %or_ln364, i8 14" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 457 'add' 'add_ln121_24' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln121_101 = zext i8 %add_ln121_24" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 458 'zext' 'zext_ln121_101' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%rk_addr_14 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_101" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 459 'getelementptr' 'rk_addr_14' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 460 [1/1] (0.99ns)   --->   "%xor_ln124_91 = xor i8 %con256_load_30, i8 %lk_4_load_13" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 460 'xor' 'xor_ln124_91' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_91, i8 %rk_addr_14" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 461 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 462 [1/1] (1.91ns)   --->   "%add_ln121_26 = add i8 %or_ln364, i8 15" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 462 'add' 'add_ln121_26' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln121_103 = zext i8 %add_ln121_26" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 463 'zext' 'zext_ln121_103' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%rk_addr_15 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_103" [clefia.c:121->clefia.c:381->clefia.c:402]   --->   Operation 464 'getelementptr' 'rk_addr_15' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_92, i8 %rk_addr_15" [clefia.c:124->clefia.c:381->clefia.c:402]   --->   Operation 465 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%lshr_ln248_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_2, i32 1, i32 7" [clefia.c:248->clefia.c:385->clefia.c:402]   --->   Operation 466 'partselect' 'lshr_ln248_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%or_ln248_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_2, i7 %lshr_ln248_5" [clefia.c:248->clefia.c:385->clefia.c:402]   --->   Operation 467 'bitconcatenate' 'or_ln248_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln249_2 = trunc i8 %lk_4_load_2" [clefia.c:249->clefia.c:385->clefia.c:402]   --->   Operation 468 'trunc' 'trunc_ln249_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%lshr_ln249_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_3, i32 1, i32 7" [clefia.c:249->clefia.c:385->clefia.c:402]   --->   Operation 469 'partselect' 'lshr_ln249_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%or_ln249_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_2, i7 %lshr_ln249_5" [clefia.c:249->clefia.c:385->clefia.c:402]   --->   Operation 470 'bitconcatenate' 'or_ln249_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln250_2 = trunc i8 %lk_4_load_3" [clefia.c:250->clefia.c:385->clefia.c:402]   --->   Operation 471 'trunc' 'trunc_ln250_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln248_5, i5 %lk_4_addr_13" [clefia.c:117]   --->   Operation 472 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 473 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln249_5, i5 %lk_4_addr_12" [clefia.c:117]   --->   Operation 473 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 474 [1/1] (1.91ns)   --->   "%add_ln121_51 = add i8 %or_ln364, i8 14" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 474 'add' 'add_ln121_51' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln121_118 = zext i8 %add_ln121_51" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 475 'zext' 'zext_ln121_118' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (0.00ns)   --->   "%rk_addr_30 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_118" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 476 'getelementptr' 'rk_addr_30' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 477 [1/1] (0.99ns)   --->   "%xor_ln124_75 = xor i8 %con256_load_45, i8 %lk_4_load_28" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 477 'xor' 'xor_ln124_75' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 478 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_75, i8 %rk_addr_30" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 478 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 479 [1/1] (1.91ns)   --->   "%add_ln121_53 = add i8 %or_ln364, i8 15" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 479 'add' 'add_ln121_53' <Predicate = (!icmp_ln373 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln121_120 = zext i8 %add_ln121_53" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 480 'zext' 'zext_ln121_120' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%rk_addr_31 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_120" [clefia.c:121->clefia.c:375->clefia.c:402]   --->   Operation 481 'getelementptr' 'rk_addr_31' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_76, i8 %rk_addr_31" [clefia.c:124->clefia.c:375->clefia.c:402]   --->   Operation 482 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%lshr_ln248_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_17, i32 1, i32 7" [clefia.c:248->clefia.c:379->clefia.c:402]   --->   Operation 483 'partselect' 'lshr_ln248_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (0.00ns)   --->   "%or_ln248_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln248_6" [clefia.c:248->clefia.c:379->clefia.c:402]   --->   Operation 484 'bitconcatenate' 'or_ln248_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_4_load_17" [clefia.c:249->clefia.c:379->clefia.c:402]   --->   Operation 485 'trunc' 'trunc_ln249' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 486 [1/1] (0.00ns)   --->   "%lshr_ln249_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_18, i32 1, i32 7" [clefia.c:249->clefia.c:379->clefia.c:402]   --->   Operation 486 'partselect' 'lshr_ln249_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%or_ln249_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln249_6" [clefia.c:249->clefia.c:379->clefia.c:402]   --->   Operation 487 'bitconcatenate' 'or_ln249_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_4_load_18" [clefia.c:250->clefia.c:379->clefia.c:402]   --->   Operation 488 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_10 : Operation 489 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln248_6, i5 %lk_4_addr_29" [clefia.c:117]   --->   Operation 489 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 490 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln249_6, i5 %lk_4_addr_28" [clefia.c:117]   --->   Operation 490 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 4.24>
ST_11 : Operation 491 [1/1] (0.99ns)   --->   "%xor_ln124_108 = xor i8 %xor_ln124_77, i8 240" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 491 'xor' 'xor_ln124_108' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 492 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_108, i8 %rk_addr" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 492 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 493 [1/1] (0.99ns)   --->   "%xor_ln124_109 = xor i8 %xor_ln124_78, i8 224" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 493 'xor' 'xor_ln124_109' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 494 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_109, i8 %rk_addr_1" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 494 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%lshr_ln250_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_4, i32 1, i32 7" [clefia.c:250->clefia.c:385->clefia.c:402]   --->   Operation 495 'partselect' 'lshr_ln250_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_11 : Operation 496 [1/1] (0.00ns)   --->   "%or_ln250_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_2, i7 %lshr_ln250_5" [clefia.c:250->clefia.c:385->clefia.c:402]   --->   Operation 496 'bitconcatenate' 'or_ln250_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_11 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln251_2 = trunc i8 %lk_4_load_4" [clefia.c:251->clefia.c:385->clefia.c:402]   --->   Operation 497 'trunc' 'trunc_ln251_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_11 : Operation 498 [1/1] (0.00ns)   --->   "%lshr_ln251_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_5, i32 1, i32 7" [clefia.c:251->clefia.c:385->clefia.c:402]   --->   Operation 498 'partselect' 'lshr_ln251_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_11 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln251_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_2, i7 %lshr_ln251_5" [clefia.c:251->clefia.c:385->clefia.c:402]   --->   Operation 499 'bitconcatenate' 'or_ln251_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln252_2 = trunc i8 %lk_4_load_5" [clefia.c:252->clefia.c:385->clefia.c:402]   --->   Operation 500 'trunc' 'trunc_ln252_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_11 : Operation 501 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln250_5, i5 %lk_4_addr_11" [clefia.c:117]   --->   Operation 501 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 502 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln251_5, i5 %lk_4_addr_10" [clefia.c:117]   --->   Operation 502 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 503 [1/1] (0.99ns)   --->   "%xor_ln124_93 = xor i8 %xor_ln124, i8 255" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 503 'xor' 'xor_ln124_93' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 504 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_93, i8 %rk_addr" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 504 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 505 [1/1] (0.99ns)   --->   "%xor_ln124_94 = xor i8 %xor_ln124_62, i8 238" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 505 'xor' 'xor_ln124_94' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 506 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_94, i8 %rk_addr_17" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 506 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%lshr_ln250_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_19, i32 1, i32 7" [clefia.c:250->clefia.c:379->clefia.c:402]   --->   Operation 507 'partselect' 'lshr_ln250_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (0.00ns)   --->   "%or_ln250_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln250_6" [clefia.c:250->clefia.c:379->clefia.c:402]   --->   Operation 508 'bitconcatenate' 'or_ln250_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_4_load_19" [clefia.c:251->clefia.c:379->clefia.c:402]   --->   Operation 509 'trunc' 'trunc_ln251' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_11 : Operation 510 [1/1] (0.00ns)   --->   "%lshr_ln251_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_20, i32 1, i32 7" [clefia.c:251->clefia.c:379->clefia.c:402]   --->   Operation 510 'partselect' 'lshr_ln251_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_11 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln251_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln251_6" [clefia.c:251->clefia.c:379->clefia.c:402]   --->   Operation 511 'bitconcatenate' 'or_ln251_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_11 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_4_load_20" [clefia.c:252->clefia.c:379->clefia.c:402]   --->   Operation 512 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_11 : Operation 513 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln250_6, i5 %lk_4_addr_27" [clefia.c:117]   --->   Operation 513 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 514 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln251_6, i5 %lk_4_addr_26" [clefia.c:117]   --->   Operation 514 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 4.24>
ST_12 : Operation 515 [1/1] (0.99ns)   --->   "%xor_ln124_110 = xor i8 %xor_ln124_79, i8 208" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 515 'xor' 'xor_ln124_110' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 516 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_110, i8 %rk_addr_2" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 516 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 517 [1/1] (0.99ns)   --->   "%xor_ln124_111 = xor i8 %xor_ln124_80, i8 192" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 517 'xor' 'xor_ln124_111' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 518 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_111, i8 %rk_addr_3" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 518 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%lshr_ln252_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_6, i32 1, i32 7" [clefia.c:252->clefia.c:385->clefia.c:402]   --->   Operation 519 'partselect' 'lshr_ln252_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%or_ln252_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_2, i7 %lshr_ln252_5" [clefia.c:252->clefia.c:385->clefia.c:402]   --->   Operation 520 'bitconcatenate' 'or_ln252_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln253_2 = trunc i8 %lk_4_load_6" [clefia.c:253->clefia.c:385->clefia.c:402]   --->   Operation 521 'trunc' 'trunc_ln253_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%or_ln253_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_2, i7 %trunc_ln124_2" [clefia.c:253->clefia.c:385->clefia.c:402]   --->   Operation 522 'bitconcatenate' 'or_ln253_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_12 : Operation 523 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln252_5, i5 %lk_4_addr_9" [clefia.c:117]   --->   Operation 523 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 524 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln253_5, i5 %lk_4_addr_8" [clefia.c:117]   --->   Operation 524 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 525 [1/1] (0.99ns)   --->   "%xor_ln124_95 = xor i8 %xor_ln124_63, i8 221" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 525 'xor' 'xor_ln124_95' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 526 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_95, i8 %rk_addr_18" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 526 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 527 [1/1] (0.99ns)   --->   "%xor_ln124_96 = xor i8 %xor_ln124_64, i8 204" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 527 'xor' 'xor_ln124_96' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 528 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_96, i8 %rk_addr_19" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 528 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 529 [1/1] (0.00ns)   --->   "%lshr_ln252_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_21, i32 1, i32 7" [clefia.c:252->clefia.c:379->clefia.c:402]   --->   Operation 529 'partselect' 'lshr_ln252_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%or_ln252_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln252_6" [clefia.c:252->clefia.c:379->clefia.c:402]   --->   Operation 530 'bitconcatenate' 'or_ln252_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_4_load_21" [clefia.c:253->clefia.c:379->clefia.c:402]   --->   Operation 531 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%or_ln253_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253, i7 %trunc_ln124" [clefia.c:253->clefia.c:379->clefia.c:402]   --->   Operation 532 'bitconcatenate' 'or_ln253_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_12 : Operation 533 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln252_6, i5 %lk_4_addr_25" [clefia.c:117]   --->   Operation 533 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 534 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln253_6, i5 %lk_4_addr_24" [clefia.c:117]   --->   Operation 534 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 4.24>
ST_13 : Operation 535 [1/1] (0.99ns)   --->   "%xor_ln124_112 = xor i8 %xor_ln124_81, i8 176" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 535 'xor' 'xor_ln124_112' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 536 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_112, i8 %rk_addr_4" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 536 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 537 [1/1] (0.99ns)   --->   "%xor_ln124_113 = xor i8 %xor_ln124_82, i8 160" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 537 'xor' 'xor_ln124_113' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 538 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_113, i8 %rk_addr_5" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 538 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_7, i32 7" [clefia.c:255->clefia.c:385->clefia.c:402]   --->   Operation 539 'bitselect' 'tmp_26' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln255_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_11, i1 %tmp_26" [clefia.c:255->clefia.c:385->clefia.c:402]   --->   Operation 540 'bitconcatenate' 'or_ln255_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_8, i32 7" [clefia.c:256->clefia.c:385->clefia.c:402]   --->   Operation 541 'bitselect' 'tmp_27' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln256_2 = trunc i8 %lk_4_load_7" [clefia.c:256->clefia.c:385->clefia.c:402]   --->   Operation 542 'trunc' 'trunc_ln256_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%or_ln256_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_2, i1 %tmp_27" [clefia.c:256->clefia.c:385->clefia.c:402]   --->   Operation 543 'bitconcatenate' 'or_ln256_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln257_2 = trunc i8 %lk_4_load_8" [clefia.c:257->clefia.c:385->clefia.c:402]   --->   Operation 544 'trunc' 'trunc_ln257_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln255_5, i5 %lk_4_addr_7" [clefia.c:117]   --->   Operation 545 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 546 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln256_5, i5 %lk_4_addr_6" [clefia.c:117]   --->   Operation 546 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 547 [1/1] (0.99ns)   --->   "%xor_ln124_97 = xor i8 %xor_ln124_65, i8 187" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 547 'xor' 'xor_ln124_97' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 548 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_97, i8 %rk_addr_20" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 548 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 549 [1/1] (0.99ns)   --->   "%xor_ln124_98 = xor i8 %xor_ln124_66, i8 170" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 549 'xor' 'xor_ln124_98' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 550 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_98, i8 %rk_addr_21" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 550 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_22, i32 7" [clefia.c:255->clefia.c:379->clefia.c:402]   --->   Operation 551 'bitselect' 'tmp_18' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%or_ln255_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp_18" [clefia.c:255->clefia.c:379->clefia.c:402]   --->   Operation 552 'bitconcatenate' 'or_ln255_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_23, i32 7" [clefia.c:256->clefia.c:379->clefia.c:402]   --->   Operation 553 'bitselect' 'tmp_19' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_13 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_4_load_22" [clefia.c:256->clefia.c:379->clefia.c:402]   --->   Operation 554 'trunc' 'trunc_ln256' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_13 : Operation 555 [1/1] (0.00ns)   --->   "%or_ln256_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_19" [clefia.c:256->clefia.c:379->clefia.c:402]   --->   Operation 555 'bitconcatenate' 'or_ln256_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_4_load_23" [clefia.c:257->clefia.c:379->clefia.c:402]   --->   Operation 556 'trunc' 'trunc_ln257' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln255_6, i5 %lk_4_addr_23" [clefia.c:117]   --->   Operation 557 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 558 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln256_6, i5 %lk_4_addr_22" [clefia.c:117]   --->   Operation 558 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 4.24>
ST_14 : Operation 559 [1/1] (0.99ns)   --->   "%xor_ln124_114 = xor i8 %xor_ln124_83, i8 144" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 559 'xor' 'xor_ln124_114' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 560 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_114, i8 %rk_addr_6" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 560 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 561 [1/1] (0.99ns)   --->   "%xor_ln124_115 = xor i8 %xor_ln124_84, i8 128" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 561 'xor' 'xor_ln124_115' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 562 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_115, i8 %rk_addr_7" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 562 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_9, i32 7" [clefia.c:257->clefia.c:385->clefia.c:402]   --->   Operation 563 'bitselect' 'tmp_28' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%or_ln257_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_2, i1 %tmp_28" [clefia.c:257->clefia.c:385->clefia.c:402]   --->   Operation 564 'bitconcatenate' 'or_ln257_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_14 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_10, i32 7" [clefia.c:258->clefia.c:385->clefia.c:402]   --->   Operation 565 'bitselect' 'tmp_29' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_14 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln258_2 = trunc i8 %lk_4_load_9" [clefia.c:258->clefia.c:385->clefia.c:402]   --->   Operation 566 'trunc' 'trunc_ln258_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_14 : Operation 567 [1/1] (0.00ns)   --->   "%or_ln258_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_2, i1 %tmp_29" [clefia.c:258->clefia.c:385->clefia.c:402]   --->   Operation 567 'bitconcatenate' 'or_ln258_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_14 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln259_2 = trunc i8 %lk_4_load_10" [clefia.c:259->clefia.c:385->clefia.c:402]   --->   Operation 568 'trunc' 'trunc_ln259_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_14 : Operation 569 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln257_5, i5 %lk_4_addr_5" [clefia.c:117]   --->   Operation 569 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 570 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln258_5, i5 %lk_4_addr_4" [clefia.c:117]   --->   Operation 570 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 571 [1/1] (0.99ns)   --->   "%xor_ln124_99 = xor i8 %xor_ln124_67, i8 153" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 571 'xor' 'xor_ln124_99' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 572 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_99, i8 %rk_addr_22" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 572 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 573 [1/1] (0.99ns)   --->   "%xor_ln124_100 = xor i8 %xor_ln124_68, i8 136" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 573 'xor' 'xor_ln124_100' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 574 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_100, i8 %rk_addr_23" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 574 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_24, i32 7" [clefia.c:257->clefia.c:379->clefia.c:402]   --->   Operation 575 'bitselect' 'tmp_20' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_14 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln257_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_20" [clefia.c:257->clefia.c:379->clefia.c:402]   --->   Operation 576 'bitconcatenate' 'or_ln257_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_14 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_25, i32 7" [clefia.c:258->clefia.c:379->clefia.c:402]   --->   Operation 577 'bitselect' 'tmp_21' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_14 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_4_load_24" [clefia.c:258->clefia.c:379->clefia.c:402]   --->   Operation 578 'trunc' 'trunc_ln258' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln258_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_21" [clefia.c:258->clefia.c:379->clefia.c:402]   --->   Operation 579 'bitconcatenate' 'or_ln258_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_4_load_25" [clefia.c:259->clefia.c:379->clefia.c:402]   --->   Operation 580 'trunc' 'trunc_ln259' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln257_6, i5 %lk_4_addr_21" [clefia.c:117]   --->   Operation 581 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 582 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln258_6, i5 %lk_4_addr_20" [clefia.c:117]   --->   Operation 582 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 4.24>
ST_15 : Operation 583 [1/1] (0.99ns)   --->   "%xor_ln124_116 = xor i8 %xor_ln124_85, i8 112" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 583 'xor' 'xor_ln124_116' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_116, i8 %rk_addr_8" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 584 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 585 [1/1] (0.99ns)   --->   "%xor_ln124_117 = xor i8 %xor_ln124_86, i8 96" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 585 'xor' 'xor_ln124_117' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_117, i8 %rk_addr_9" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 586 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_11, i32 7" [clefia.c:259->clefia.c:385->clefia.c:402]   --->   Operation 587 'bitselect' 'tmp_30' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_15 : Operation 588 [1/1] (0.00ns)   --->   "%or_ln259_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_2, i1 %tmp_30" [clefia.c:259->clefia.c:385->clefia.c:402]   --->   Operation 588 'bitconcatenate' 'or_ln259_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_15 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_12, i32 7" [clefia.c:260->clefia.c:385->clefia.c:402]   --->   Operation 589 'bitselect' 'tmp_31' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_15 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln260_2 = trunc i8 %lk_4_load_11" [clefia.c:260->clefia.c:385->clefia.c:402]   --->   Operation 590 'trunc' 'trunc_ln260_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_15 : Operation 591 [1/1] (0.00ns)   --->   "%or_ln260_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_2, i1 %tmp_31" [clefia.c:260->clefia.c:385->clefia.c:402]   --->   Operation 591 'bitconcatenate' 'or_ln260_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_15 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln261_2 = trunc i8 %lk_4_load_12" [clefia.c:261->clefia.c:385->clefia.c:402]   --->   Operation 592 'trunc' 'trunc_ln261_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_15 : Operation 593 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln259_5, i5 %lk_4_addr_3" [clefia.c:117]   --->   Operation 593 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 594 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln260_5, i5 %lk_4_addr_2" [clefia.c:117]   --->   Operation 594 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 595 [1/1] (0.99ns)   --->   "%xor_ln124_101 = xor i8 %xor_ln124_69, i8 119" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 595 'xor' 'xor_ln124_101' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 596 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_101, i8 %rk_addr_24" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 596 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 597 [1/1] (0.99ns)   --->   "%xor_ln124_102 = xor i8 %xor_ln124_70, i8 102" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 597 'xor' 'xor_ln124_102' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 598 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_102, i8 %rk_addr_25" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 598 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_26, i32 7" [clefia.c:259->clefia.c:379->clefia.c:402]   --->   Operation 599 'bitselect' 'tmp_22' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_15 : Operation 600 [1/1] (0.00ns)   --->   "%or_ln259_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_22" [clefia.c:259->clefia.c:379->clefia.c:402]   --->   Operation 600 'bitconcatenate' 'or_ln259_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_15 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_27, i32 7" [clefia.c:260->clefia.c:379->clefia.c:402]   --->   Operation 601 'bitselect' 'tmp_23' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_15 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_4_load_26" [clefia.c:260->clefia.c:379->clefia.c:402]   --->   Operation 602 'trunc' 'trunc_ln260' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_15 : Operation 603 [1/1] (0.00ns)   --->   "%or_ln260_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_23" [clefia.c:260->clefia.c:379->clefia.c:402]   --->   Operation 603 'bitconcatenate' 'or_ln260_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_15 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_4_load_27" [clefia.c:261->clefia.c:379->clefia.c:402]   --->   Operation 604 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_15 : Operation 605 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln259_6, i5 %lk_4_addr_19" [clefia.c:117]   --->   Operation 605 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 606 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln260_6, i5 %lk_4_addr_18" [clefia.c:117]   --->   Operation 606 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 4.24>
ST_16 : Operation 607 [1/1] (0.99ns)   --->   "%xor_ln124_118 = xor i8 %xor_ln124_87, i8 80" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 607 'xor' 'xor_ln124_118' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 608 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_118, i8 %rk_addr_10" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 608 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 609 [1/1] (0.99ns)   --->   "%xor_ln124_119 = xor i8 %xor_ln124_88, i8 64" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 609 'xor' 'xor_ln124_119' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 610 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_119, i8 %rk_addr_11" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 610 'store' 'store_ln124' <Predicate = (!icmp_ln373 & !tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_13, i32 7" [clefia.c:261->clefia.c:385->clefia.c:402]   --->   Operation 611 'bitselect' 'tmp_32' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%or_ln261_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_2, i1 %tmp_32" [clefia.c:261->clefia.c:385->clefia.c:402]   --->   Operation 612 'bitconcatenate' 'or_ln261_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln262_2 = trunc i8 %lk_4_load_13" [clefia.c:262->clefia.c:385->clefia.c:402]   --->   Operation 613 'trunc' 'trunc_ln262_2' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_16 : Operation 614 [1/1] (0.00ns)   --->   "%or_ln262_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_2, i1 %tmp_33" [clefia.c:262->clefia.c:385->clefia.c:402]   --->   Operation 614 'bitconcatenate' 'or_ln262_5' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_16 : Operation 615 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln261_5, i5 %lk_4_addr_1" [clefia.c:117]   --->   Operation 615 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 616 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln262_5, i5 %lk_4_addr" [clefia.c:117]   --->   Operation 616 'store' 'store_ln117' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i59"   --->   Operation 617 'br' 'br_ln0' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 0.00>
ST_16 : Operation 618 [1/1] (0.99ns)   --->   "%xor_ln124_103 = xor i8 %xor_ln124_71, i8 85" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 618 'xor' 'xor_ln124_103' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_103, i8 %rk_addr_26" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 619 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 620 [1/1] (0.99ns)   --->   "%xor_ln124_104 = xor i8 %xor_ln124_72, i8 68" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 620 'xor' 'xor_ln124_104' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 621 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_104, i8 %rk_addr_27" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 621 'store' 'store_ln124' <Predicate = (!icmp_ln373 & tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_28, i32 7" [clefia.c:261->clefia.c:379->clefia.c:402]   --->   Operation 622 'bitselect' 'tmp_24' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_16 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln261_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_24" [clefia.c:261->clefia.c:379->clefia.c:402]   --->   Operation 623 'bitconcatenate' 'or_ln261_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_16 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_4_load_28" [clefia.c:262->clefia.c:379->clefia.c:402]   --->   Operation 624 'trunc' 'trunc_ln262' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%or_ln262_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_25" [clefia.c:262->clefia.c:379->clefia.c:402]   --->   Operation 625 'bitconcatenate' 'or_ln262_6' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_16 : Operation 626 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln261_6, i5 %lk_4_addr_17" [clefia.c:117]   --->   Operation 626 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 627 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln262_6, i5 %lk_4_addr_16" [clefia.c:117]   --->   Operation 627 'store' 'store_ln117' <Predicate = (!icmp_ln373 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i59"   --->   Operation 628 'br' 'br_ln0' <Predicate = (!icmp_ln373 & tmp)> <Delay = 0.00>
ST_16 : Operation 629 [1/1] (1.58ns)   --->   "%store_ln373 = store i4 %add_ln373, i4 %i_1" [clefia.c:373->clefia.c:402]   --->   Operation 629 'store' 'store_ln373' <Predicate = (!icmp_ln373)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 4.24>
ST_17 : Operation 630 [1/1] (0.99ns)   --->   "%xor_ln124_120 = xor i8 %xor_ln124_89, i8 48" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 630 'xor' 'xor_ln124_120' <Predicate = (!tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 631 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_120, i8 %rk_addr_12" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 631 'store' 'store_ln124' <Predicate = (!tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 632 [1/1] (0.99ns)   --->   "%xor_ln124_121 = xor i8 %xor_ln124_90, i8 32" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 632 'xor' 'xor_ln124_121' <Predicate = (!tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 633 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_121, i8 %rk_addr_13" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 633 'store' 'store_ln124' <Predicate = (!tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 634 [1/1] (0.99ns)   --->   "%xor_ln124_105 = xor i8 %xor_ln124_73, i8 51" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 634 'xor' 'xor_ln124_105' <Predicate = (tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 635 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_105, i8 %rk_addr_28" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 635 'store' 'store_ln124' <Predicate = (tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 636 [1/1] (0.99ns)   --->   "%xor_ln124_106 = xor i8 %xor_ln124_74, i8 34" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 636 'xor' 'xor_ln124_106' <Predicate = (tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 637 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_106, i8 %rk_addr_29" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 637 'store' 'store_ln124' <Predicate = (tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 18 <SV = 17> <Delay = 4.24>
ST_18 : Operation 638 [1/1] (0.99ns)   --->   "%xor_ln124_122 = xor i8 %xor_ln124_91, i8 16" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 638 'xor' 'xor_ln124_122' <Predicate = (!tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 639 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_122, i8 %rk_addr_14" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 639 'store' 'store_ln124' <Predicate = (!tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 640 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_92, i8 %rk_addr_15" [clefia.c:124->clefia.c:383->clefia.c:402]   --->   Operation 640 'store' 'store_ln124' <Predicate = (!tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end26.i"   --->   Operation 641 'br' 'br_ln0' <Predicate = (!tmp & trunc_ln374)> <Delay = 0.00>
ST_18 : Operation 642 [1/1] (0.99ns)   --->   "%xor_ln124_107 = xor i8 %xor_ln124_75, i8 17" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 642 'xor' 'xor_ln124_107' <Predicate = (tmp & trunc_ln374)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 643 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_107, i8 %rk_addr_30" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 643 'store' 'store_ln124' <Predicate = (tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 644 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_76, i8 %rk_addr_31" [clefia.c:124->clefia.c:377->clefia.c:402]   --->   Operation 644 'store' 'store_ln124' <Predicate = (tmp & trunc_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i56"   --->   Operation 645 'br' 'br_ln0' <Predicate = (tmp & trunc_ln374)> <Delay = 0.00>
ST_18 : Operation 646 [1/1] (0.00ns)   --->   "%idx35_i_load = load i8 %idx35_i" [clefia.c:387->clefia.c:402]   --->   Operation 646 'load' 'idx35_i_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 647 [1/1] (1.91ns)   --->   "%add_ln387 = add i8 %idx35_i_load, i8 16" [clefia.c:387->clefia.c:402]   --->   Operation 647 'add' 'add_ln387' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 648 [1/1] (1.58ns)   --->   "%store_ln373 = store i8 %add_ln387, i8 %idx35_i" [clefia.c:373->clefia.c:402]   --->   Operation 648 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln373 = br void %for.body.i" [clefia.c:373->clefia.c:402]   --->   Operation 649 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', clefia.c:374->clefia.c:402) on local variable 'i' [10]  (0 ns)
	'add' operation ('add_ln121_1', clefia.c:121->clefia.c:381->clefia.c:402) [57]  (1.82 ns)
	'getelementptr' operation ('con256_addr_16', clefia.c:121->clefia.c:381->clefia.c:402) [59]  (0 ns)
	'load' operation ('con256_load', clefia.c:124->clefia.c:375->clefia.c:402) on array 'con256' [319]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_3', clefia.c:121->clefia.c:381->clefia.c:402) [77]  (1.82 ns)
	'getelementptr' operation ('con256_addr_18', clefia.c:121->clefia.c:381->clefia.c:402) [79]  (0 ns)
	'load' operation ('con256_load_18', clefia.c:124->clefia.c:381->clefia.c:402) on array 'con256' [84]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_6', clefia.c:121->clefia.c:381->clefia.c:402) [97]  (1.82 ns)
	'getelementptr' operation ('con256_addr_20', clefia.c:121->clefia.c:381->clefia.c:402) [99]  (0 ns)
	'load' operation ('con256_load_20', clefia.c:124->clefia.c:381->clefia.c:402) on array 'con256' [104]  (3.25 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_9', clefia.c:121->clefia.c:381->clefia.c:402) [117]  (1.82 ns)
	'getelementptr' operation ('con256_addr_22', clefia.c:121->clefia.c:381->clefia.c:402) [119]  (0 ns)
	'load' operation ('con256_load_22', clefia.c:124->clefia.c:381->clefia.c:402) on array 'con256' [124]  (3.25 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_11', clefia.c:121->clefia.c:381->clefia.c:402) [137]  (1.82 ns)
	'getelementptr' operation ('con256_addr_24', clefia.c:121->clefia.c:381->clefia.c:402) [139]  (0 ns)
	'load' operation ('con256_load_24', clefia.c:124->clefia.c:381->clefia.c:402) on array 'con256' [144]  (3.25 ns)

 <State 6>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_15', clefia.c:121->clefia.c:381->clefia.c:402) [157]  (1.82 ns)
	'getelementptr' operation ('con256_addr_26', clefia.c:121->clefia.c:381->clefia.c:402) [159]  (0 ns)
	'load' operation ('con256_load_26', clefia.c:124->clefia.c:381->clefia.c:402) on array 'con256' [164]  (3.25 ns)

 <State 7>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_40', clefia.c:121->clefia.c:375->clefia.c:402) [395]  (1.92 ns)
	'getelementptr' operation ('rk_addr_24', clefia.c:121->clefia.c:375->clefia.c:402) [397]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:375->clefia.c:402) of variable 'xor_ln124_69', clefia.c:124->clefia.c:375->clefia.c:402 on array 'rk' [401]  (3.25 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_16', clefia.c:121->clefia.c:381->clefia.c:402) [160]  (1.92 ns)
	'getelementptr' operation ('rk_addr_10', clefia.c:121->clefia.c:381->clefia.c:402) [162]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:381->clefia.c:402) of variable 'xor_ln124_87', clefia.c:124->clefia.c:381->clefia.c:402 on array 'rk' [166]  (3.25 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_47', clefia.c:121->clefia.c:375->clefia.c:402) [435]  (1.92 ns)
	'getelementptr' operation ('rk_addr_28', clefia.c:121->clefia.c:375->clefia.c:402) [437]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:375->clefia.c:402) of variable 'xor_ln124_73', clefia.c:124->clefia.c:375->clefia.c:402 on array 'rk' [441]  (3.25 ns)

 <State 10>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_24', clefia.c:121->clefia.c:381->clefia.c:402) [200]  (1.92 ns)
	'getelementptr' operation ('rk_addr_14', clefia.c:121->clefia.c:381->clefia.c:402) [202]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:381->clefia.c:402) of variable 'xor_ln124_91', clefia.c:124->clefia.c:381->clefia.c:402 on array 'rk' [206]  (3.25 ns)

 <State 11>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_108', clefia.c:124->clefia.c:383->clefia.c:402) [220]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:383->clefia.c:402) of variable 'xor_ln124_108', clefia.c:124->clefia.c:383->clefia.c:402 on array 'rk' [221]  (3.25 ns)

 <State 12>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_95', clefia.c:124->clefia.c:377->clefia.c:402) [479]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:377->clefia.c:402) of variable 'xor_ln124_95', clefia.c:124->clefia.c:377->clefia.c:402 on array 'rk' [480]  (3.25 ns)

 <State 13>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_97', clefia.c:124->clefia.c:377->clefia.c:402) [483]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:377->clefia.c:402) of variable 'xor_ln124_97', clefia.c:124->clefia.c:377->clefia.c:402 on array 'rk' [484]  (3.25 ns)

 <State 14>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_99', clefia.c:124->clefia.c:377->clefia.c:402) [487]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:377->clefia.c:402) of variable 'xor_ln124_99', clefia.c:124->clefia.c:377->clefia.c:402 on array 'rk' [488]  (3.25 ns)

 <State 15>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_116', clefia.c:124->clefia.c:383->clefia.c:402) [236]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:383->clefia.c:402) of variable 'xor_ln124_116', clefia.c:124->clefia.c:383->clefia.c:402 on array 'rk' [237]  (3.25 ns)

 <State 16>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_103', clefia.c:124->clefia.c:377->clefia.c:402) [495]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:377->clefia.c:402) of variable 'xor_ln124_103', clefia.c:124->clefia.c:377->clefia.c:402 on array 'rk' [496]  (3.25 ns)

 <State 17>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_120', clefia.c:124->clefia.c:383->clefia.c:402) [244]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:383->clefia.c:402) of variable 'xor_ln124_120', clefia.c:124->clefia.c:383->clefia.c:402 on array 'rk' [245]  (3.25 ns)

 <State 18>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_122', clefia.c:124->clefia.c:383->clefia.c:402) [248]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:383->clefia.c:402) of variable 'xor_ln124_122', clefia.c:124->clefia.c:383->clefia.c:402 on array 'rk' [249]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
