
STM32G473CBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9a8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007cf0  0800ebc0  0800ebc0  0000fbc0  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080168b0  080168b0  00018220  2**0
                  CONTENTS
  4 .ARM          00000008  080168b0  080168b0  000178b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080168b8  080168b8  00018220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080168b8  080168b8  000178b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080168bc  080168bc  000178bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  080168c0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000069d0  20000240  08016ae0  00018240  2**6
                  ALLOC
 10 ._user_heap_stack 00000600  20006c10  08016ae0  00018c10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018220  2**0
                  CONTENTS, READONLY
 12 .debug_info   00036ff6  00000000  00000000  00018250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006e33  00000000  00000000  0004f246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fe0  00000000  00000000  00056080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001ab8  00000000  00000000  00058060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002afca  00000000  00000000  00059b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003de50  00000000  00000000  00084ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa68c  00000000  00000000  000c2932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bcfbe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c90  00000000  00000000  001bd004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 000169cf  00000000  00000000  001c3c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001da663  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000240 	.word	0x20000240
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800eb70 	.word	0x0800eb70

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000244 	.word	0x20000244
 800021c:	0800eb70 	.word	0x0800eb70

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9a0 	b.w	8001050 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	460c      	mov	r4, r1
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d14e      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da0:	4694      	mov	ip, r2
 8000da2:	458c      	cmp	ip, r1
 8000da4:	4686      	mov	lr, r0
 8000da6:	fab2 f282 	clz	r2, r2
 8000daa:	d962      	bls.n	8000e72 <__udivmoddi4+0xde>
 8000dac:	b14a      	cbz	r2, 8000dc2 <__udivmoddi4+0x2e>
 8000dae:	f1c2 0320 	rsb	r3, r2, #32
 8000db2:	4091      	lsls	r1, r2
 8000db4:	fa20 f303 	lsr.w	r3, r0, r3
 8000db8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbc:	4319      	orrs	r1, r3
 8000dbe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f f68c 	uxth.w	r6, ip
 8000dca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dd2:	fb07 1114 	mls	r1, r7, r4, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb04 f106 	mul.w	r1, r4, r6
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dea:	f080 8112 	bcs.w	8001012 <__udivmoddi4+0x27e>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 810f 	bls.w	8001012 <__udivmoddi4+0x27e>
 8000df4:	3c02      	subs	r4, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a59      	subs	r1, r3, r1
 8000dfa:	fa1f f38e 	uxth.w	r3, lr
 8000dfe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e02:	fb07 1110 	mls	r1, r7, r0, r1
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f606 	mul.w	r6, r0, r6
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x94>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e1a:	f080 80fc 	bcs.w	8001016 <__udivmoddi4+0x282>
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	f240 80f9 	bls.w	8001016 <__udivmoddi4+0x282>
 8000e24:	4463      	add	r3, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11d      	cbz	r5, 8000e3a <__udivmoddi4+0xa6>
 8000e32:	40d3      	lsrs	r3, r2
 8000e34:	2200      	movs	r2, #0
 8000e36:	e9c5 3200 	strd	r3, r2, [r5]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d905      	bls.n	8000e4e <__udivmoddi4+0xba>
 8000e42:	b10d      	cbz	r5, 8000e48 <__udivmoddi4+0xb4>
 8000e44:	e9c5 0100 	strd	r0, r1, [r5]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4608      	mov	r0, r1
 8000e4c:	e7f5      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e4e:	fab3 f183 	clz	r1, r3
 8000e52:	2900      	cmp	r1, #0
 8000e54:	d146      	bne.n	8000ee4 <__udivmoddi4+0x150>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d302      	bcc.n	8000e60 <__udivmoddi4+0xcc>
 8000e5a:	4290      	cmp	r0, r2
 8000e5c:	f0c0 80f0 	bcc.w	8001040 <__udivmoddi4+0x2ac>
 8000e60:	1a86      	subs	r6, r0, r2
 8000e62:	eb64 0303 	sbc.w	r3, r4, r3
 8000e66:	2001      	movs	r0, #1
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d0e6      	beq.n	8000e3a <__udivmoddi4+0xa6>
 8000e6c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e70:	e7e3      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	f040 8090 	bne.w	8000f98 <__udivmoddi4+0x204>
 8000e78:	eba1 040c 	sub.w	r4, r1, ip
 8000e7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e80:	fa1f f78c 	uxth.w	r7, ip
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e8e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e96:	fb07 f006 	mul.w	r0, r7, r6
 8000e9a:	4298      	cmp	r0, r3
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x11c>
 8000e9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ea2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ea6:	d202      	bcs.n	8000eae <__udivmoddi4+0x11a>
 8000ea8:	4298      	cmp	r0, r3
 8000eaa:	f200 80cd 	bhi.w	8001048 <__udivmoddi4+0x2b4>
 8000eae:	4626      	mov	r6, r4
 8000eb0:	1a1c      	subs	r4, r3, r0
 8000eb2:	fa1f f38e 	uxth.w	r3, lr
 8000eb6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eba:	fb08 4410 	mls	r4, r8, r0, r4
 8000ebe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ec2:	fb00 f707 	mul.w	r7, r0, r7
 8000ec6:	429f      	cmp	r7, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x148>
 8000eca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ece:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed2:	d202      	bcs.n	8000eda <__udivmoddi4+0x146>
 8000ed4:	429f      	cmp	r7, r3
 8000ed6:	f200 80b0 	bhi.w	800103a <__udivmoddi4+0x2a6>
 8000eda:	4620      	mov	r0, r4
 8000edc:	1bdb      	subs	r3, r3, r7
 8000ede:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ee2:	e7a5      	b.n	8000e30 <__udivmoddi4+0x9c>
 8000ee4:	f1c1 0620 	rsb	r6, r1, #32
 8000ee8:	408b      	lsls	r3, r1
 8000eea:	fa22 f706 	lsr.w	r7, r2, r6
 8000eee:	431f      	orrs	r7, r3
 8000ef0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ef4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ef8:	ea43 030c 	orr.w	r3, r3, ip
 8000efc:	40f4      	lsrs	r4, r6
 8000efe:	fa00 f801 	lsl.w	r8, r0, r1
 8000f02:	0c38      	lsrs	r0, r7, #16
 8000f04:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f08:	fbb4 fef0 	udiv	lr, r4, r0
 8000f0c:	fa1f fc87 	uxth.w	ip, r7
 8000f10:	fb00 441e 	mls	r4, r0, lr, r4
 8000f14:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f18:	fb0e f90c 	mul.w	r9, lr, ip
 8000f1c:	45a1      	cmp	r9, r4
 8000f1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f22:	d90a      	bls.n	8000f3a <__udivmoddi4+0x1a6>
 8000f24:	193c      	adds	r4, r7, r4
 8000f26:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f2a:	f080 8084 	bcs.w	8001036 <__udivmoddi4+0x2a2>
 8000f2e:	45a1      	cmp	r9, r4
 8000f30:	f240 8081 	bls.w	8001036 <__udivmoddi4+0x2a2>
 8000f34:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f38:	443c      	add	r4, r7
 8000f3a:	eba4 0409 	sub.w	r4, r4, r9
 8000f3e:	fa1f f983 	uxth.w	r9, r3
 8000f42:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f46:	fb00 4413 	mls	r4, r0, r3, r4
 8000f4a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f4e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x1d2>
 8000f56:	193c      	adds	r4, r7, r4
 8000f58:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f5c:	d267      	bcs.n	800102e <__udivmoddi4+0x29a>
 8000f5e:	45a4      	cmp	ip, r4
 8000f60:	d965      	bls.n	800102e <__udivmoddi4+0x29a>
 8000f62:	3b02      	subs	r3, #2
 8000f64:	443c      	add	r4, r7
 8000f66:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f6a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f6e:	eba4 040c 	sub.w	r4, r4, ip
 8000f72:	429c      	cmp	r4, r3
 8000f74:	46ce      	mov	lr, r9
 8000f76:	469c      	mov	ip, r3
 8000f78:	d351      	bcc.n	800101e <__udivmoddi4+0x28a>
 8000f7a:	d04e      	beq.n	800101a <__udivmoddi4+0x286>
 8000f7c:	b155      	cbz	r5, 8000f94 <__udivmoddi4+0x200>
 8000f7e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f82:	eb64 040c 	sbc.w	r4, r4, ip
 8000f86:	fa04 f606 	lsl.w	r6, r4, r6
 8000f8a:	40cb      	lsrs	r3, r1
 8000f8c:	431e      	orrs	r6, r3
 8000f8e:	40cc      	lsrs	r4, r1
 8000f90:	e9c5 6400 	strd	r6, r4, [r5]
 8000f94:	2100      	movs	r1, #0
 8000f96:	e750      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000f98:	f1c2 0320 	rsb	r3, r2, #32
 8000f9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000fa0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fa4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fa8:	4094      	lsls	r4, r2
 8000faa:	430c      	orrs	r4, r1
 8000fac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fb0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fb4:	fa1f f78c 	uxth.w	r7, ip
 8000fb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fbc:	fb08 3110 	mls	r1, r8, r0, r3
 8000fc0:	0c23      	lsrs	r3, r4, #16
 8000fc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fc6:	fb00 f107 	mul.w	r1, r0, r7
 8000fca:	4299      	cmp	r1, r3
 8000fcc:	d908      	bls.n	8000fe0 <__udivmoddi4+0x24c>
 8000fce:	eb1c 0303 	adds.w	r3, ip, r3
 8000fd2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fd6:	d22c      	bcs.n	8001032 <__udivmoddi4+0x29e>
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d92a      	bls.n	8001032 <__udivmoddi4+0x29e>
 8000fdc:	3802      	subs	r0, #2
 8000fde:	4463      	add	r3, ip
 8000fe0:	1a5b      	subs	r3, r3, r1
 8000fe2:	b2a4      	uxth	r4, r4
 8000fe4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fe8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ff0:	fb01 f307 	mul.w	r3, r1, r7
 8000ff4:	42a3      	cmp	r3, r4
 8000ff6:	d908      	bls.n	800100a <__udivmoddi4+0x276>
 8000ff8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ffc:	f101 36ff 	add.w	r6, r1, #4294967295
 8001000:	d213      	bcs.n	800102a <__udivmoddi4+0x296>
 8001002:	42a3      	cmp	r3, r4
 8001004:	d911      	bls.n	800102a <__udivmoddi4+0x296>
 8001006:	3902      	subs	r1, #2
 8001008:	4464      	add	r4, ip
 800100a:	1ae4      	subs	r4, r4, r3
 800100c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001010:	e739      	b.n	8000e86 <__udivmoddi4+0xf2>
 8001012:	4604      	mov	r4, r0
 8001014:	e6f0      	b.n	8000df8 <__udivmoddi4+0x64>
 8001016:	4608      	mov	r0, r1
 8001018:	e706      	b.n	8000e28 <__udivmoddi4+0x94>
 800101a:	45c8      	cmp	r8, r9
 800101c:	d2ae      	bcs.n	8000f7c <__udivmoddi4+0x1e8>
 800101e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001022:	eb63 0c07 	sbc.w	ip, r3, r7
 8001026:	3801      	subs	r0, #1
 8001028:	e7a8      	b.n	8000f7c <__udivmoddi4+0x1e8>
 800102a:	4631      	mov	r1, r6
 800102c:	e7ed      	b.n	800100a <__udivmoddi4+0x276>
 800102e:	4603      	mov	r3, r0
 8001030:	e799      	b.n	8000f66 <__udivmoddi4+0x1d2>
 8001032:	4630      	mov	r0, r6
 8001034:	e7d4      	b.n	8000fe0 <__udivmoddi4+0x24c>
 8001036:	46d6      	mov	lr, sl
 8001038:	e77f      	b.n	8000f3a <__udivmoddi4+0x1a6>
 800103a:	4463      	add	r3, ip
 800103c:	3802      	subs	r0, #2
 800103e:	e74d      	b.n	8000edc <__udivmoddi4+0x148>
 8001040:	4606      	mov	r6, r0
 8001042:	4623      	mov	r3, r4
 8001044:	4608      	mov	r0, r1
 8001046:	e70f      	b.n	8000e68 <__udivmoddi4+0xd4>
 8001048:	3e02      	subs	r6, #2
 800104a:	4463      	add	r3, ip
 800104c:	e730      	b.n	8000eb0 <__udivmoddi4+0x11c>
 800104e:	bf00      	nop

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <apInit>:
#include "ap.h"

static uint32_t pre_time = 0;

void apInit(void)
{
 8001054:	b508      	push	{r3, lr}
  cliOpen(_DEF_UART1, 115200);
 8001056:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800105a:	2000      	movs	r0, #0
 800105c:	f002 fbc4 	bl	80037e8 <cliOpen>
  
  monitorInit();
 8001060:	f000 f872 	bl	8001148 <monitorInit>
  sequenceInit();
 8001064:	f000 ff62 	bl	8001f2c <sequenceInit>
  controlInit();
 8001068:	f000 f844 	bl	80010f4 <controlInit>
}
 800106c:	bd08      	pop	{r3, pc}
	...

08001070 <apMain>:

void apMain(void)
{
 8001070:	b508      	push	{r3, lr}
  while (1)
  {
    cliMain();
 8001072:	f002 fe1b 	bl	8003cac <cliMain>
    monitorMain();
 8001076:	f000 f93b 	bl	80012f0 <monitorMain>
    controlUserMain();
 800107a:	f000 f863 	bl	8001144 <controlUserMain>

     if (millis() - pre_time > 500)
 800107e:	f000 ff8b 	bl	8001f98 <millis>
 8001082:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <apMain+0x34>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	1ac0      	subs	r0, r0, r3
 8001088:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 800108c:	d9f1      	bls.n	8001072 <apMain+0x2>
     {
       pre_time = millis();
 800108e:	f000 ff83 	bl	8001f98 <millis>
 8001092:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <apMain+0x34>)
 8001094:	6018      	str	r0, [r3, #0]
       HAL_GPIO_TogglePin(ON_BOARD_LED_GPIO_Port, ON_BOARD_LED_Pin); // ON BOARD LED toggle 500ms
 8001096:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800109a:	4803      	ldr	r0, [pc, #12]	@ (80010a8 <apMain+0x38>)
 800109c:	f005 fc79 	bl	8006992 <HAL_GPIO_TogglePin>
 80010a0:	e7e7      	b.n	8001072 <apMain+0x2>
 80010a2:	bf00      	nop
 80010a4:	2000025c 	.word	0x2000025c
 80010a8:	48000800 	.word	0x48000800

080010ac <cliCtrl>:
{
  // controlUserMain
}

void cliCtrl(cli_args_t *args)
{
 80010ac:	b508      	push	{r3, lr}
  bool ret = false;

  if (args->argc == 1 && args->isStr(0, "info") == true)
 80010ae:	8803      	ldrh	r3, [r0, #0]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d10e      	bne.n	80010d2 <cliCtrl+0x26>
 80010b4:	6943      	ldr	r3, [r0, #20]
 80010b6:	4909      	ldr	r1, [pc, #36]	@ (80010dc <cliCtrl+0x30>)
 80010b8:	2000      	movs	r0, #0
 80010ba:	4798      	blx	r3
 80010bc:	b148      	cbz	r0, 80010d2 <cliCtrl+0x26>
  {
    cliPrintf("ctrl init : %s\n", is_init ? "OK" : "NG");
 80010be:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <cliCtrl+0x34>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	b123      	cbz	r3, 80010ce <cliCtrl+0x22>
 80010c4:	4907      	ldr	r1, [pc, #28]	@ (80010e4 <cliCtrl+0x38>)
 80010c6:	4808      	ldr	r0, [pc, #32]	@ (80010e8 <cliCtrl+0x3c>)
 80010c8:	f002 fc18 	bl	80038fc <cliPrintf>

    ret = true;
  }

  if (ret != true)
 80010cc:	e004      	b.n	80010d8 <cliCtrl+0x2c>
    cliPrintf("ctrl init : %s\n", is_init ? "OK" : "NG");
 80010ce:	4907      	ldr	r1, [pc, #28]	@ (80010ec <cliCtrl+0x40>)
 80010d0:	e7f9      	b.n	80010c6 <cliCtrl+0x1a>
  {
    cliPrintf("ctrl info\n");
 80010d2:	4807      	ldr	r0, [pc, #28]	@ (80010f0 <cliCtrl+0x44>)
 80010d4:	f002 fc12 	bl	80038fc <cliPrintf>
  }
}
 80010d8:	bd08      	pop	{r3, pc}
 80010da:	bf00      	nop
 80010dc:	0800ebc8 	.word	0x0800ebc8
 80010e0:	20000264 	.word	0x20000264
 80010e4:	0800ebc0 	.word	0x0800ebc0
 80010e8:	0800ebd0 	.word	0x0800ebd0
 80010ec:	0800ebc4 	.word	0x0800ebc4
 80010f0:	0800ebe0 	.word	0x0800ebe0

080010f4 <controlInit>:
{
 80010f4:	b510      	push	{r4, lr}
  is_init = true;
 80010f6:	2401      	movs	r4, #1
 80010f8:	4b03      	ldr	r3, [pc, #12]	@ (8001108 <controlInit+0x14>)
 80010fa:	701c      	strb	r4, [r3, #0]
  cliAdd("ctrl", cliCtrl);
 80010fc:	4903      	ldr	r1, [pc, #12]	@ (800110c <controlInit+0x18>)
 80010fe:	4804      	ldr	r0, [pc, #16]	@ (8001110 <controlInit+0x1c>)
 8001100:	f002 fe1e 	bl	8003d40 <cliAdd>
}
 8001104:	4620      	mov	r0, r4
 8001106:	bd10      	pop	{r4, pc}
 8001108:	20000264 	.word	0x20000264
 800110c:	080010ad 	.word	0x080010ad
 8001110:	0800ebec 	.word	0x0800ebec

08001114 <controlUserFunc>:
{
 8001114:	b508      	push	{r3, lr}
  toggle_cnt++;
 8001116:	4a09      	ldr	r2, [pc, #36]	@ (800113c <controlUserFunc+0x28>)
 8001118:	6813      	ldr	r3, [r2, #0]
 800111a:	3301      	adds	r3, #1
 800111c:	6013      	str	r3, [r2, #0]
  if (toggle_cnt >= 10000)
 800111e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001122:	4293      	cmp	r3, r2
 8001124:	d800      	bhi.n	8001128 <controlUserFunc+0x14>
}
 8001126:	bd08      	pop	{r3, pc}
	toggle_cnt = 0;
 8001128:	4b04      	ldr	r3, [pc, #16]	@ (800113c <controlUserFunc+0x28>)
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_TogglePin(TEST_PIN_GPIO_Port, TEST_PIN_Pin); // PB13
 800112e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001132:	4803      	ldr	r0, [pc, #12]	@ (8001140 <controlUserFunc+0x2c>)
 8001134:	f005 fc2d 	bl	8006992 <HAL_GPIO_TogglePin>
}
 8001138:	e7f5      	b.n	8001126 <controlUserFunc+0x12>
 800113a:	bf00      	nop
 800113c:	20000260 	.word	0x20000260
 8001140:	48000400 	.word	0x48000400

08001144 <controlUserMain>:
}
 8001144:	4770      	bx	lr
	...

08001148 <monitorInit>:


static void cliMonitor(cli_args_t *args);

bool monitorInit(void)
{
 8001148:	b510      	push	{r4, lr}
  is_init = true;
 800114a:	2401      	movs	r4, #1
 800114c:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <monitorInit+0x1c>)
 800114e:	701c      	strb	r4, [r3, #0]

  cliAdd("mon", cliMonitor);  
 8001150:	4905      	ldr	r1, [pc, #20]	@ (8001168 <monitorInit+0x20>)
 8001152:	4806      	ldr	r0, [pc, #24]	@ (800116c <monitorInit+0x24>)
 8001154:	f002 fdf4 	bl	8003d40 <cliAdd>
  }
  delay(500);
  lcdClear(black);
  #endif

  lcdSetFont(LCD_FONT_07x10);
 8001158:	2000      	movs	r0, #0
 800115a:	f001 fb3f 	bl	80027dc <lcdSetFont>

  return true;
}
 800115e:	4620      	mov	r0, r4
 8001160:	bd10      	pop	{r4, pc}
 8001162:	bf00      	nop
 8001164:	20000265 	.word	0x20000265
 8001168:	080011a5 	.word	0x080011a5
 800116c:	0800ebf4 	.word	0x0800ebf4

08001170 <monitorUartUpdate>:
//     lcdRequestDraw();
//   }
// }

void monitorUartUpdate(void)
{
 8001170:	b500      	push	{lr}
 8001172:	b087      	sub	sp, #28
  value_buf_t buf;
  if (qbufferAvailable(&value_queue) > 0)
 8001174:	4809      	ldr	r0, [pc, #36]	@ (800119c <monitorUartUpdate+0x2c>)
 8001176:	f000 ff7e 	bl	8002076 <qbufferAvailable>
 800117a:	b910      	cbnz	r0, 8001182 <monitorUartUpdate+0x12>
  {
    qbufferRead(&value_queue, (uint8_t *)&buf, 1);
    HAL_UART_Transmit(&huart3, (uint8_t *)&buf, sizeof(value_buf_t), 10);
  }
}
 800117c:	b007      	add	sp, #28
 800117e:	f85d fb04 	ldr.w	pc, [sp], #4
    qbufferRead(&value_queue, (uint8_t *)&buf, 1);
 8001182:	2201      	movs	r2, #1
 8001184:	a901      	add	r1, sp, #4
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <monitorUartUpdate+0x2c>)
 8001188:	f000 ff48 	bl	800201c <qbufferRead>
    HAL_UART_Transmit(&huart3, (uint8_t *)&buf, sizeof(value_buf_t), 10);
 800118c:	230a      	movs	r3, #10
 800118e:	2212      	movs	r2, #18
 8001190:	a901      	add	r1, sp, #4
 8001192:	4803      	ldr	r0, [pc, #12]	@ (80011a0 <monitorUartUpdate+0x30>)
 8001194:	f008 fad2 	bl	800973c <HAL_UART_Transmit>
}
 8001198:	e7f0      	b.n	800117c <monitorUartUpdate+0xc>
 800119a:	bf00      	nop
 800119c:	200002b8 	.word	0x200002b8
 80011a0:	20006998 	.word	0x20006998

080011a4 <cliMonitor>:
{  
  monitorUartUpdate();
}

void cliMonitor(cli_args_t *args)
{
 80011a4:	b538      	push	{r3, r4, r5, lr}
 80011a6:	4604      	mov	r4, r0
  bool ret = false;

  if (args->argc == 1 && args->isStr(0, "info") == true)
 80011a8:	8803      	ldrh	r3, [r0, #0]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d006      	beq.n	80011bc <cliMonitor+0x18>
  bool ret = false;
 80011ae:	2500      	movs	r5, #0
    cliPrintf("mon init : %s\n", is_init ? "OK" : "NG");

    ret = true;
  }

  if (args->argc == 1 && args->isStr(0, "view"))
 80011b0:	8823      	ldrh	r3, [r4, #0]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d013      	beq.n	80011de <cliMonitor+0x3a>
    cliShowCursor(true);
    
    ret = true;
  }

  if (ret != true)
 80011b6:	2d00      	cmp	r5, #0
 80011b8:	d06d      	beq.n	8001296 <cliMonitor+0xf2>
  {
    cliPrintf("mon info\n");
    cliPrintf("mon view\n");
  }
}
 80011ba:	bd38      	pop	{r3, r4, r5, pc}
  if (args->argc == 1 && args->isStr(0, "info") == true)
 80011bc:	6943      	ldr	r3, [r0, #20]
 80011be:	4939      	ldr	r1, [pc, #228]	@ (80012a4 <cliMonitor+0x100>)
 80011c0:	2000      	movs	r0, #0
 80011c2:	4798      	blx	r3
 80011c4:	4605      	mov	r5, r0
 80011c6:	2800      	cmp	r0, #0
 80011c8:	d0f2      	beq.n	80011b0 <cliMonitor+0xc>
    cliPrintf("mon init : %s\n", is_init ? "OK" : "NG");
 80011ca:	4b37      	ldr	r3, [pc, #220]	@ (80012a8 <cliMonitor+0x104>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	b123      	cbz	r3, 80011da <cliMonitor+0x36>
 80011d0:	4936      	ldr	r1, [pc, #216]	@ (80012ac <cliMonitor+0x108>)
 80011d2:	4837      	ldr	r0, [pc, #220]	@ (80012b0 <cliMonitor+0x10c>)
 80011d4:	f002 fb92 	bl	80038fc <cliPrintf>
    ret = true;
 80011d8:	e7ea      	b.n	80011b0 <cliMonitor+0xc>
    cliPrintf("mon init : %s\n", is_init ? "OK" : "NG");
 80011da:	4936      	ldr	r1, [pc, #216]	@ (80012b4 <cliMonitor+0x110>)
 80011dc:	e7f9      	b.n	80011d2 <cliMonitor+0x2e>
  if (args->argc == 1 && args->isStr(0, "view"))
 80011de:	6963      	ldr	r3, [r4, #20]
 80011e0:	4935      	ldr	r1, [pc, #212]	@ (80012b8 <cliMonitor+0x114>)
 80011e2:	2000      	movs	r0, #0
 80011e4:	4798      	blx	r3
 80011e6:	2800      	cmp	r0, #0
 80011e8:	d0e5      	beq.n	80011b6 <cliMonitor+0x12>
    cliShowCursor(false);
 80011ea:	2000      	movs	r0, #0
 80011ec:	f002 fe00 	bl	8003df0 <cliShowCursor>
    uint32_t pre_time = 0;
 80011f0:	2400      	movs	r4, #0
    while (cliKeepLoop())
 80011f2:	f002 fd99 	bl	8003d28 <cliKeepLoop>
 80011f6:	2800      	cmp	r0, #0
 80011f8:	d046      	beq.n	8001288 <cliMonitor+0xe4>
      monitorUartUpdate();
 80011fa:	f7ff ffb9 	bl	8001170 <monitorUartUpdate>
      if (millis() - pre_time >= cli_update_period)
 80011fe:	f000 fecb 	bl	8001f98 <millis>
 8001202:	1b00      	subs	r0, r0, r4
 8001204:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 8001208:	d3f3      	bcc.n	80011f2 <cliMonitor+0x4e>
        pre_time = millis();
 800120a:	f000 fec5 	bl	8001f98 <millis>
 800120e:	4604      	mov	r4, r0
        cliPrintf("Freq  : %dHz\n", freq);
 8001210:	4b2a      	ldr	r3, [pc, #168]	@ (80012bc <cliMonitor+0x118>)
 8001212:	8819      	ldrh	r1, [r3, #0]
 8001214:	482a      	ldr	r0, [pc, #168]	@ (80012c0 <cliMonitor+0x11c>)
 8001216:	f002 fb71 	bl	80038fc <cliPrintf>
        cliPrintf("Volt  : %2.1fVpp\n", vpp_out);
 800121a:	4b2a      	ldr	r3, [pc, #168]	@ (80012c4 <cliMonitor+0x120>)
 800121c:	6818      	ldr	r0, [r3, #0]
 800121e:	f7ff f9cb 	bl	80005b8 <__aeabi_f2d>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4828      	ldr	r0, [pc, #160]	@ (80012c8 <cliMonitor+0x124>)
 8001228:	f002 fb68 	bl	80038fc <cliPrintf>
        cliPrintf("Vrms1 : %1.2fV\n", vrms[ADC_CH_VRMS_1]);
 800122c:	4d27      	ldr	r5, [pc, #156]	@ (80012cc <cliMonitor+0x128>)
 800122e:	6828      	ldr	r0, [r5, #0]
 8001230:	f7ff f9c2 	bl	80005b8 <__aeabi_f2d>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4825      	ldr	r0, [pc, #148]	@ (80012d0 <cliMonitor+0x12c>)
 800123a:	f002 fb5f 	bl	80038fc <cliPrintf>
        cliPrintf("Vrms2 : %1.2fV\n", vrms[ADC_CH_VRMS_2]);
 800123e:	6868      	ldr	r0, [r5, #4]
 8001240:	f7ff f9ba 	bl	80005b8 <__aeabi_f2d>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4822      	ldr	r0, [pc, #136]	@ (80012d4 <cliMonitor+0x130>)
 800124a:	f002 fb57 	bl	80038fc <cliPrintf>
        cliPrintf("Vrms3 : %1.2fV\n", vrms[ADC_CH_VRMS_3]);
 800124e:	68a8      	ldr	r0, [r5, #8]
 8001250:	f7ff f9b2 	bl	80005b8 <__aeabi_f2d>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	481f      	ldr	r0, [pc, #124]	@ (80012d8 <cliMonitor+0x134>)
 800125a:	f002 fb4f 	bl	80038fc <cliPrintf>
        cliPrintf("Vrms4 : %1.2fV\n", vrms[ADC_CH_VRMS_4]);        
 800125e:	68e8      	ldr	r0, [r5, #12]
 8001260:	f7ff f9aa 	bl	80005b8 <__aeabi_f2d>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	481c      	ldr	r0, [pc, #112]	@ (80012dc <cliMonitor+0x138>)
 800126a:	f002 fb47 	bl	80038fc <cliPrintf>
        cliPrintf("Irms1 : %1.2fA\n", irms);        
 800126e:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <cliMonitor+0x13c>)
 8001270:	6818      	ldr	r0, [r3, #0]
 8001272:	f7ff f9a1 	bl	80005b8 <__aeabi_f2d>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	481a      	ldr	r0, [pc, #104]	@ (80012e4 <cliMonitor+0x140>)
 800127c:	f002 fb3e 	bl	80038fc <cliPrintf>
        cliMoveUp(7);        
 8001280:	2007      	movs	r0, #7
 8001282:	f002 fdc3 	bl	8003e0c <cliMoveUp>
 8001286:	e7b4      	b.n	80011f2 <cliMonitor+0x4e>
    cliMoveDown(7);
 8001288:	2007      	movs	r0, #7
 800128a:	f002 fdc7 	bl	8003e1c <cliMoveDown>
    cliShowCursor(true);
 800128e:	2001      	movs	r0, #1
 8001290:	f002 fdae 	bl	8003df0 <cliShowCursor>
  if (ret != true)
 8001294:	e791      	b.n	80011ba <cliMonitor+0x16>
    cliPrintf("mon info\n");
 8001296:	4814      	ldr	r0, [pc, #80]	@ (80012e8 <cliMonitor+0x144>)
 8001298:	f002 fb30 	bl	80038fc <cliPrintf>
    cliPrintf("mon view\n");
 800129c:	4813      	ldr	r0, [pc, #76]	@ (80012ec <cliMonitor+0x148>)
 800129e:	f002 fb2d 	bl	80038fc <cliPrintf>
}
 80012a2:	e78a      	b.n	80011ba <cliMonitor+0x16>
 80012a4:	0800ebc8 	.word	0x0800ebc8
 80012a8:	20000265 	.word	0x20000265
 80012ac:	0800ebc0 	.word	0x0800ebc0
 80012b0:	0800ebf8 	.word	0x0800ebf8
 80012b4:	0800ebc4 	.word	0x0800ebc4
 80012b8:	0800ec08 	.word	0x0800ec08
 80012bc:	200002ac 	.word	0x200002ac
 80012c0:	0800ec10 	.word	0x0800ec10
 80012c4:	200002b4 	.word	0x200002b4
 80012c8:	0800ec20 	.word	0x0800ec20
 80012cc:	200010e4 	.word	0x200010e4
 80012d0:	0800ec34 	.word	0x0800ec34
 80012d4:	0800ec44 	.word	0x0800ec44
 80012d8:	0800ec54 	.word	0x0800ec54
 80012dc:	0800ec64 	.word	0x0800ec64
 80012e0:	200010e0 	.word	0x200010e0
 80012e4:	0800ec74 	.word	0x0800ec74
 80012e8:	0800ec84 	.word	0x0800ec84
 80012ec:	0800ec90 	.word	0x0800ec90

080012f0 <monitorMain>:
{  
 80012f0:	b508      	push	{r3, lr}
  monitorUartUpdate();
 80012f2:	f7ff ff3d 	bl	8001170 <monitorUartUpdate>
}
 80012f6:	bd08      	pop	{r3, pc}

080012f8 <vrms1Upadate>:
  static float    sum = 0.0f;
  static float    avg = 0.0f;
  static uint32_t cnt = 0;
  uint32_t sample_cnt = 0;

  sample_cnt = sample_max * multi_sampling_num;
 80012f8:	4b33      	ldr	r3, [pc, #204]	@ (80013c8 <vrms1Upadate+0xd0>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  adc_range  = adc_max - adc_offset[ch];
 8001300:	4b32      	ldr	r3, [pc, #200]	@ (80013cc <vrms1Upadate+0xd4>)
 8001302:	ed93 6a00 	vldr	s12, [r3]
 8001306:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80013d0 <vrms1Upadate+0xd8>
 800130a:	ee37 7a46 	vsub.f32	s14, s14, s12
  adc_min    = adc_offset[ch] - adc_range;
 800130e:	ee76 7a47 	vsub.f32	s15, s12, s14

  value = adc_value[ch];
 8001312:	4b30      	ldr	r3, [pc, #192]	@ (80013d4 <vrms1Upadate+0xdc>)
 8001314:	edd3 6a00 	vldr	s13, [r3]
 8001318:	eef8 6a66 	vcvt.f32.u32	s13, s13
  value = constrain(value, adc_min, adc_max);
 800131c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001324:	dc08      	bgt.n	8001338 <vrms1Upadate+0x40>
 8001326:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80013d0 <vrms1Upadate+0xd8>
 800132a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800132e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001332:	dc01      	bgt.n	8001338 <vrms1Upadate+0x40>
 8001334:	eef0 7a66 	vmov.f32	s15, s13
  value = abs(value - adc_offset[ch]);
 8001338:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800133c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001340:	ee17 3a90 	vmov	r3, s15
 8001344:	2b00      	cmp	r3, #0
 8001346:	bfb8      	it	lt
 8001348:	425b      	neglt	r3, r3
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value /= adc_range;
 8001352:	eec7 6a87 	vdiv.f32	s13, s15, s14
  sum += value;
 8001356:	4b20      	ldr	r3, [pc, #128]	@ (80013d8 <vrms1Upadate+0xe0>)
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8001360:	ed83 7a00 	vstr	s14, [r3]

  cnt++;
 8001364:	491d      	ldr	r1, [pc, #116]	@ (80013dc <vrms1Upadate+0xe4>)
 8001366:	680b      	ldr	r3, [r1, #0]
 8001368:	3301      	adds	r3, #1
 800136a:	600b      	str	r3, [r1, #0]
  if(cnt >= sample_cnt)
 800136c:	4293      	cmp	r3, r2
 800136e:	d329      	bcc.n	80013c4 <vrms1Upadate+0xcc>
  {
    avg = sum / cnt;
 8001370:	ee07 3a90 	vmov	s15, r3
 8001374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001378:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800137c:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <vrms1Upadate+0xe8>)
 800137e:	edc3 6a00 	vstr	s13, [r3]
    vrms[ch] = avg * vpeak_max;
 8001382:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8001386:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800138a:	4b16      	ldr	r3, [pc, #88]	@ (80013e4 <vrms1Upadate+0xec>)
 800138c:	edc3 7a00 	vstr	s15, [r3]
    vrms[ch] = constrain(vrms[ch], 0, VRMS_MAX);
 8001390:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001398:	d409      	bmi.n	80013ae <vrms1Upadate+0xb6>
 800139a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80013e8 <vrms1Upadate+0xf0>
 800139e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a6:	dd04      	ble.n	80013b2 <vrms1Upadate+0xba>
 80013a8:	eef0 7a47 	vmov.f32	s15, s14
 80013ac:	e001      	b.n	80013b2 <vrms1Upadate+0xba>
 80013ae:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 80013ec <vrms1Upadate+0xf4>
 80013b2:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <vrms1Upadate+0xec>)
 80013b4:	edc3 7a00 	vstr	s15, [r3]

    sum = 0.0f;
 80013b8:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <vrms1Upadate+0xe0>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
    cnt = 0;
 80013be:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <vrms1Upadate+0xe4>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
  }
}
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	20000004 	.word	0x20000004
 80013cc:	20000008 	.word	0x20000008
 80013d0:	457fa000 	.word	0x457fa000
 80013d4:	200010f8 	.word	0x200010f8
 80013d8:	200002a4 	.word	0x200002a4
 80013dc:	200002a0 	.word	0x200002a0
 80013e0:	2000029c 	.word	0x2000029c
 80013e4:	200010e4 	.word	0x200010e4
 80013e8:	411fd70a 	.word	0x411fd70a
 80013ec:	00000000 	.word	0x00000000

080013f0 <vrms2Upadate>:
  static float    sum = 0.0f;
  static float    avg = 0.0f;
  static uint32_t cnt = 0;
  uint32_t sample_cnt = 0;

  sample_cnt = sample_max * multi_sampling_num;
 80013f0:	4b33      	ldr	r3, [pc, #204]	@ (80014c0 <vrms2Upadate+0xd0>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  adc_range  = adc_max - adc_offset[ch];
 80013f8:	4b32      	ldr	r3, [pc, #200]	@ (80014c4 <vrms2Upadate+0xd4>)
 80013fa:	ed93 6a01 	vldr	s12, [r3, #4]
 80013fe:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80014c8 <vrms2Upadate+0xd8>
 8001402:	ee37 7a46 	vsub.f32	s14, s14, s12
  adc_min    = adc_offset[ch] - adc_range;
 8001406:	ee76 7a47 	vsub.f32	s15, s12, s14

  value = adc_value[ch];
 800140a:	4b30      	ldr	r3, [pc, #192]	@ (80014cc <vrms2Upadate+0xdc>)
 800140c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001410:	eef8 6a66 	vcvt.f32.u32	s13, s13
  value = constrain(value, adc_min, adc_max);
 8001414:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141c:	dc08      	bgt.n	8001430 <vrms2Upadate+0x40>
 800141e:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80014c8 <vrms2Upadate+0xd8>
 8001422:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142a:	dc01      	bgt.n	8001430 <vrms2Upadate+0x40>
 800142c:	eef0 7a66 	vmov.f32	s15, s13
  value = abs(value - adc_offset[ch]);
 8001430:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8001434:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001438:	ee17 3a90 	vmov	r3, s15
 800143c:	2b00      	cmp	r3, #0
 800143e:	bfb8      	it	lt
 8001440:	425b      	neglt	r3, r3
 8001442:	ee07 3a90 	vmov	s15, r3
 8001446:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value /= adc_range;
 800144a:	eec7 6a87 	vdiv.f32	s13, s15, s14
  sum += value;
 800144e:	4b20      	ldr	r3, [pc, #128]	@ (80014d0 <vrms2Upadate+0xe0>)
 8001450:	edd3 7a00 	vldr	s15, [r3]
 8001454:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8001458:	ed83 7a00 	vstr	s14, [r3]

  cnt++;
 800145c:	491d      	ldr	r1, [pc, #116]	@ (80014d4 <vrms2Upadate+0xe4>)
 800145e:	680b      	ldr	r3, [r1, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	600b      	str	r3, [r1, #0]
  if(cnt >= sample_cnt)
 8001464:	4293      	cmp	r3, r2
 8001466:	d329      	bcc.n	80014bc <vrms2Upadate+0xcc>
  {
    avg = sum / cnt;
 8001468:	ee07 3a90 	vmov	s15, r3
 800146c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001470:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001474:	4b18      	ldr	r3, [pc, #96]	@ (80014d8 <vrms2Upadate+0xe8>)
 8001476:	edc3 6a00 	vstr	s13, [r3]
    vrms[ch] = avg * vpeak_max;
 800147a:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 800147e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001482:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <vrms2Upadate+0xec>)
 8001484:	edc3 7a01 	vstr	s15, [r3, #4]
    vrms[ch] = constrain(vrms[ch], 0, VRMS_MAX);
 8001488:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800148c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001490:	d409      	bmi.n	80014a6 <vrms2Upadate+0xb6>
 8001492:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80014e0 <vrms2Upadate+0xf0>
 8001496:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	dd04      	ble.n	80014aa <vrms2Upadate+0xba>
 80014a0:	eef0 7a47 	vmov.f32	s15, s14
 80014a4:	e001      	b.n	80014aa <vrms2Upadate+0xba>
 80014a6:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 80014e4 <vrms2Upadate+0xf4>
 80014aa:	4b0c      	ldr	r3, [pc, #48]	@ (80014dc <vrms2Upadate+0xec>)
 80014ac:	edc3 7a01 	vstr	s15, [r3, #4]

    sum = 0.0f;
 80014b0:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <vrms2Upadate+0xe0>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
    cnt = 0;
 80014b6:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <vrms2Upadate+0xe4>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
  }
}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	20000004 	.word	0x20000004
 80014c4:	20000008 	.word	0x20000008
 80014c8:	457fa000 	.word	0x457fa000
 80014cc:	200010f8 	.word	0x200010f8
 80014d0:	20000298 	.word	0x20000298
 80014d4:	20000294 	.word	0x20000294
 80014d8:	20000290 	.word	0x20000290
 80014dc:	200010e4 	.word	0x200010e4
 80014e0:	411fd70a 	.word	0x411fd70a
 80014e4:	00000000 	.word	0x00000000

080014e8 <vrms3Upadate>:
  static float    sum = 0.0f;
  static float    avg = 0.0f;
  static uint32_t cnt = 0;
  uint32_t sample_cnt = 0;

  sample_cnt = sample_max * multi_sampling_num;
 80014e8:	4b33      	ldr	r3, [pc, #204]	@ (80015b8 <vrms3Upadate+0xd0>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  adc_range  = adc_max - adc_offset[ch];
 80014f0:	4b32      	ldr	r3, [pc, #200]	@ (80015bc <vrms3Upadate+0xd4>)
 80014f2:	ed93 6a02 	vldr	s12, [r3, #8]
 80014f6:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80015c0 <vrms3Upadate+0xd8>
 80014fa:	ee37 7a46 	vsub.f32	s14, s14, s12
  adc_min    = adc_offset[ch] - adc_range;
 80014fe:	ee76 7a47 	vsub.f32	s15, s12, s14

  value = adc_value[ch];
 8001502:	4b30      	ldr	r3, [pc, #192]	@ (80015c4 <vrms3Upadate+0xdc>)
 8001504:	edd3 6a02 	vldr	s13, [r3, #8]
 8001508:	eef8 6a66 	vcvt.f32.u32	s13, s13
  value = constrain(value, adc_min, adc_max);
 800150c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001514:	dc08      	bgt.n	8001528 <vrms3Upadate+0x40>
 8001516:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80015c0 <vrms3Upadate+0xd8>
 800151a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800151e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001522:	dc01      	bgt.n	8001528 <vrms3Upadate+0x40>
 8001524:	eef0 7a66 	vmov.f32	s15, s13
  value = abs(value - adc_offset[ch]);
 8001528:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800152c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001530:	ee17 3a90 	vmov	r3, s15
 8001534:	2b00      	cmp	r3, #0
 8001536:	bfb8      	it	lt
 8001538:	425b      	neglt	r3, r3
 800153a:	ee07 3a90 	vmov	s15, r3
 800153e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value /= adc_range;
 8001542:	eec7 6a87 	vdiv.f32	s13, s15, s14
  sum += value;
 8001546:	4b20      	ldr	r3, [pc, #128]	@ (80015c8 <vrms3Upadate+0xe0>)
 8001548:	edd3 7a00 	vldr	s15, [r3]
 800154c:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8001550:	ed83 7a00 	vstr	s14, [r3]

  cnt++;
 8001554:	491d      	ldr	r1, [pc, #116]	@ (80015cc <vrms3Upadate+0xe4>)
 8001556:	680b      	ldr	r3, [r1, #0]
 8001558:	3301      	adds	r3, #1
 800155a:	600b      	str	r3, [r1, #0]
  if(cnt >= sample_cnt)
 800155c:	4293      	cmp	r3, r2
 800155e:	d329      	bcc.n	80015b4 <vrms3Upadate+0xcc>
  {
    avg = sum / cnt;
 8001560:	ee07 3a90 	vmov	s15, r3
 8001564:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001568:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800156c:	4b18      	ldr	r3, [pc, #96]	@ (80015d0 <vrms3Upadate+0xe8>)
 800156e:	edc3 6a00 	vstr	s13, [r3]
    vrms[ch] = avg * vpeak_max;
 8001572:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8001576:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800157a:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <vrms3Upadate+0xec>)
 800157c:	edc3 7a02 	vstr	s15, [r3, #8]
    vrms[ch] = constrain(vrms[ch], 0, VRMS_MAX);
 8001580:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001588:	d409      	bmi.n	800159e <vrms3Upadate+0xb6>
 800158a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80015d8 <vrms3Upadate+0xf0>
 800158e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001596:	dd04      	ble.n	80015a2 <vrms3Upadate+0xba>
 8001598:	eef0 7a47 	vmov.f32	s15, s14
 800159c:	e001      	b.n	80015a2 <vrms3Upadate+0xba>
 800159e:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 80015dc <vrms3Upadate+0xf4>
 80015a2:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <vrms3Upadate+0xec>)
 80015a4:	edc3 7a02 	vstr	s15, [r3, #8]

    sum = 0.0f;
 80015a8:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <vrms3Upadate+0xe0>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
    cnt = 0;
 80015ae:	4b07      	ldr	r3, [pc, #28]	@ (80015cc <vrms3Upadate+0xe4>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
  }
}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	20000004 	.word	0x20000004
 80015bc:	20000008 	.word	0x20000008
 80015c0:	457fa000 	.word	0x457fa000
 80015c4:	200010f8 	.word	0x200010f8
 80015c8:	2000028c 	.word	0x2000028c
 80015cc:	20000288 	.word	0x20000288
 80015d0:	20000284 	.word	0x20000284
 80015d4:	200010e4 	.word	0x200010e4
 80015d8:	411fd70a 	.word	0x411fd70a
 80015dc:	00000000 	.word	0x00000000

080015e0 <vrms4Upadate>:
  static float    sum = 0.0f;
  static float    avg = 0.0f;
  static uint32_t cnt = 0;
  uint32_t sample_cnt = 0;

  sample_cnt = sample_max * multi_sampling_num;
 80015e0:	4b33      	ldr	r3, [pc, #204]	@ (80016b0 <vrms4Upadate+0xd0>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  adc_range  = adc_max - adc_offset[ch];
 80015e8:	4b32      	ldr	r3, [pc, #200]	@ (80016b4 <vrms4Upadate+0xd4>)
 80015ea:	ed93 6a03 	vldr	s12, [r3, #12]
 80015ee:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80016b8 <vrms4Upadate+0xd8>
 80015f2:	ee37 7a46 	vsub.f32	s14, s14, s12
  adc_min    = adc_offset[ch] - adc_range;
 80015f6:	ee76 7a47 	vsub.f32	s15, s12, s14

  value = adc_value[ch];
 80015fa:	4b30      	ldr	r3, [pc, #192]	@ (80016bc <vrms4Upadate+0xdc>)
 80015fc:	edd3 6a03 	vldr	s13, [r3, #12]
 8001600:	eef8 6a66 	vcvt.f32.u32	s13, s13
  value = constrain(value, adc_min, adc_max);
 8001604:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160c:	dc08      	bgt.n	8001620 <vrms4Upadate+0x40>
 800160e:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80016b8 <vrms4Upadate+0xd8>
 8001612:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800161a:	dc01      	bgt.n	8001620 <vrms4Upadate+0x40>
 800161c:	eef0 7a66 	vmov.f32	s15, s13
  value = abs(value - adc_offset[ch]);
 8001620:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8001624:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001628:	ee17 3a90 	vmov	r3, s15
 800162c:	2b00      	cmp	r3, #0
 800162e:	bfb8      	it	lt
 8001630:	425b      	neglt	r3, r3
 8001632:	ee07 3a90 	vmov	s15, r3
 8001636:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value /= adc_range;
 800163a:	eec7 6a87 	vdiv.f32	s13, s15, s14
  sum += value;
 800163e:	4b20      	ldr	r3, [pc, #128]	@ (80016c0 <vrms4Upadate+0xe0>)
 8001640:	edd3 7a00 	vldr	s15, [r3]
 8001644:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8001648:	ed83 7a00 	vstr	s14, [r3]

  cnt++;
 800164c:	491d      	ldr	r1, [pc, #116]	@ (80016c4 <vrms4Upadate+0xe4>)
 800164e:	680b      	ldr	r3, [r1, #0]
 8001650:	3301      	adds	r3, #1
 8001652:	600b      	str	r3, [r1, #0]
  if(cnt >= sample_cnt)
 8001654:	4293      	cmp	r3, r2
 8001656:	d329      	bcc.n	80016ac <vrms4Upadate+0xcc>
  {
    avg = sum / cnt;
 8001658:	ee07 3a90 	vmov	s15, r3
 800165c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001660:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001664:	4b18      	ldr	r3, [pc, #96]	@ (80016c8 <vrms4Upadate+0xe8>)
 8001666:	edc3 6a00 	vstr	s13, [r3]
    vrms[ch] = avg * vpeak_max;
 800166a:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 800166e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001672:	4b16      	ldr	r3, [pc, #88]	@ (80016cc <vrms4Upadate+0xec>)
 8001674:	edc3 7a03 	vstr	s15, [r3, #12]
    vrms[ch] = constrain(vrms[ch], 0, VRMS_MAX);
 8001678:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800167c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001680:	d409      	bmi.n	8001696 <vrms4Upadate+0xb6>
 8001682:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80016d0 <vrms4Upadate+0xf0>
 8001686:	eef4 7ac7 	vcmpe.f32	s15, s14
 800168a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168e:	dd04      	ble.n	800169a <vrms4Upadate+0xba>
 8001690:	eef0 7a47 	vmov.f32	s15, s14
 8001694:	e001      	b.n	800169a <vrms4Upadate+0xba>
 8001696:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 80016d4 <vrms4Upadate+0xf4>
 800169a:	4b0c      	ldr	r3, [pc, #48]	@ (80016cc <vrms4Upadate+0xec>)
 800169c:	edc3 7a03 	vstr	s15, [r3, #12]

    sum = 0.0f;
 80016a0:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <vrms4Upadate+0xe0>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
    cnt = 0;
 80016a6:	4b07      	ldr	r3, [pc, #28]	@ (80016c4 <vrms4Upadate+0xe4>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
  }
}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000004 	.word	0x20000004
 80016b4:	20000008 	.word	0x20000008
 80016b8:	457fa000 	.word	0x457fa000
 80016bc:	200010f8 	.word	0x200010f8
 80016c0:	20000280 	.word	0x20000280
 80016c4:	2000027c 	.word	0x2000027c
 80016c8:	20000278 	.word	0x20000278
 80016cc:	200010e4 	.word	0x200010e4
 80016d0:	411fd70a 	.word	0x411fd70a
 80016d4:	00000000 	.word	0x00000000

080016d8 <irms1Upadate>:
  static float    sum = 0.0f;
  static float    avg = 0.0f;
  static uint32_t cnt = 0;
  uint32_t sample_cnt = 0;

  sample_cnt = sample_max * multi_sampling_num;
 80016d8:	4b33      	ldr	r3, [pc, #204]	@ (80017a8 <irms1Upadate+0xd0>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  adc_range  = adc_max - adc_offset[ch];
 80016e0:	4b32      	ldr	r3, [pc, #200]	@ (80017ac <irms1Upadate+0xd4>)
 80016e2:	ed93 6a04 	vldr	s12, [r3, #16]
 80016e6:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80017b0 <irms1Upadate+0xd8>
 80016ea:	ee37 7a46 	vsub.f32	s14, s14, s12
  adc_min    = adc_offset[ch] - adc_range;
 80016ee:	ee76 7a47 	vsub.f32	s15, s12, s14

  value = adc_value[ch];
 80016f2:	4b30      	ldr	r3, [pc, #192]	@ (80017b4 <irms1Upadate+0xdc>)
 80016f4:	edd3 6a04 	vldr	s13, [r3, #16]
 80016f8:	eef8 6a66 	vcvt.f32.u32	s13, s13
  value = constrain(value, adc_min, adc_max);
 80016fc:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001704:	dc08      	bgt.n	8001718 <irms1Upadate+0x40>
 8001706:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80017b0 <irms1Upadate+0xd8>
 800170a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800170e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001712:	dc01      	bgt.n	8001718 <irms1Upadate+0x40>
 8001714:	eef0 7a66 	vmov.f32	s15, s13
  value = abs(value - adc_offset[ch]);
 8001718:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800171c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001720:	ee17 3a90 	vmov	r3, s15
 8001724:	2b00      	cmp	r3, #0
 8001726:	bfb8      	it	lt
 8001728:	425b      	neglt	r3, r3
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value /= adc_range;
 8001732:	eec7 6a87 	vdiv.f32	s13, s15, s14
  sum += value;
 8001736:	4b20      	ldr	r3, [pc, #128]	@ (80017b8 <irms1Upadate+0xe0>)
 8001738:	edd3 7a00 	vldr	s15, [r3]
 800173c:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8001740:	ed83 7a00 	vstr	s14, [r3]

  cnt++;
 8001744:	491d      	ldr	r1, [pc, #116]	@ (80017bc <irms1Upadate+0xe4>)
 8001746:	680b      	ldr	r3, [r1, #0]
 8001748:	3301      	adds	r3, #1
 800174a:	600b      	str	r3, [r1, #0]
  if(cnt >= sample_cnt)
 800174c:	4293      	cmp	r3, r2
 800174e:	d32a      	bcc.n	80017a6 <irms1Upadate+0xce>
  {
    avg = sum / cnt;
 8001750:	ee07 3a90 	vmov	s15, r3
 8001754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001758:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800175c:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <irms1Upadate+0xe8>)
 800175e:	edc3 6a00 	vstr	s13, [r3]
    irms = avg * ipeak_max;
 8001762:	4b18      	ldr	r3, [pc, #96]	@ (80017c4 <irms1Upadate+0xec>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800176c:	4b16      	ldr	r3, [pc, #88]	@ (80017c8 <irms1Upadate+0xf0>)
 800176e:	edc3 7a00 	vstr	s15, [r3]
    irms = constrain(irms, 0, IRMS_MAX);
 8001772:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177a:	d409      	bmi.n	8001790 <irms1Upadate+0xb8>
 800177c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001780:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001788:	dd04      	ble.n	8001794 <irms1Upadate+0xbc>
 800178a:	eef0 7a47 	vmov.f32	s15, s14
 800178e:	e001      	b.n	8001794 <irms1Upadate+0xbc>
 8001790:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80017cc <irms1Upadate+0xf4>
 8001794:	4b0c      	ldr	r3, [pc, #48]	@ (80017c8 <irms1Upadate+0xf0>)
 8001796:	edc3 7a00 	vstr	s15, [r3]

    sum = 0.0f;
 800179a:	4b07      	ldr	r3, [pc, #28]	@ (80017b8 <irms1Upadate+0xe0>)
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
    cnt = 0;
 80017a0:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <irms1Upadate+0xe4>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
  }
}
 80017a6:	4770      	bx	lr
 80017a8:	20000004 	.word	0x20000004
 80017ac:	20000008 	.word	0x20000008
 80017b0:	456d5000 	.word	0x456d5000
 80017b4:	200010f8 	.word	0x200010f8
 80017b8:	20000274 	.word	0x20000274
 80017bc:	20000270 	.word	0x20000270
 80017c0:	2000026c 	.word	0x2000026c
 80017c4:	2000001c 	.word	0x2000001c
 80017c8:	200010e0 	.word	0x200010e0
 80017cc:	00000000 	.word	0x00000000

080017d0 <sequenceRmsUpdate>:
{
 80017d0:	b508      	push	{r3, lr}
  vrms1Upadate();
 80017d2:	f7ff fd91 	bl	80012f8 <vrms1Upadate>
  vrms2Upadate();
 80017d6:	f7ff fe0b 	bl	80013f0 <vrms2Upadate>
  vrms3Upadate();
 80017da:	f7ff fe85 	bl	80014e8 <vrms3Upadate>
  vrms4Upadate();
 80017de:	f7ff feff 	bl	80015e0 <vrms4Upadate>
  irms1Upadate();
 80017e2:	f7ff ff79 	bl	80016d8 <irms1Upadate>
}
 80017e6:	bd08      	pop	{r3, pc}

080017e8 <cliSequence>:
    }
  }
}

void cliSequence(cli_args_t *args)
{
 80017e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017ec:	b097      	sub	sp, #92	@ 0x5c
 80017ee:	4604      	mov	r4, r0
  bool ret = false;

  if (args->argc == 1 && args->isStr(0, "info") == true)
 80017f0:	8803      	ldrh	r3, [r0, #0]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d013      	beq.n	800181e <cliSequence+0x36>
  bool ret = false;
 80017f6:	2500      	movs	r5, #0
    cliPrintf("ctrl init : %s\n", is_init ? "OK" : "NG");
    
    ret = true;
  }

  if (args->argc == 3 && args->isStr(0, "wave") == true)
 80017f8:	8823      	ldrh	r3, [r4, #0]
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d020      	beq.n	8001840 <cliSequence+0x58>
    cliPrintf("wave update.\nfreq: %3d -> %3d hz\nvpp : %2.1f -> %2.1f vpp\n", prev_freq, freq, prev_vpp, vpp_out);

    ret = true;
  }

  if (args->argc == 1 && args->isStr(0, "raw") == true)
 80017fe:	8823      	ldrh	r3, [r4, #0]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d05e      	beq.n	80018c2 <cliSequence+0xda>
      }
    }
    ret = true;
  }

  if (args->argc == 1 && args->isStr(0, "cali") == true) // Calibration
 8001804:	8823      	ldrh	r3, [r4, #0]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d07c      	beq.n	8001904 <cliSequence+0x11c>

    ret = true;
  }

  // serial-plot   uart      
  if (args->argc == 2 && args->isStr(0, "time") == true)
 800180a:	8823      	ldrh	r3, [r4, #0]
 800180c:	2b02      	cmp	r3, #2
 800180e:	f000 8199 	beq.w	8001b44 <cliSequence+0x35c>
    }

    ret = true;
  }

  if (ret != true)
 8001812:	2d00      	cmp	r5, #0
 8001814:	f000 81ae 	beq.w	8001b74 <cliSequence+0x38c>
    cliPrintf("seq cali\n");
    cliPrintf("seq raw\n");
    cliPrintf("seq time [0-255]\n");    
    cliPrintf("seq wave freq[1-200] vpp[1.0-20.0]\n");
  }
}
 8001818:	b017      	add	sp, #92	@ 0x5c
 800181a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (args->argc == 1 && args->isStr(0, "info") == true)
 800181e:	6943      	ldr	r3, [r0, #20]
 8001820:	49ad      	ldr	r1, [pc, #692]	@ (8001ad8 <cliSequence+0x2f0>)
 8001822:	2000      	movs	r0, #0
 8001824:	4798      	blx	r3
 8001826:	4605      	mov	r5, r0
 8001828:	2800      	cmp	r0, #0
 800182a:	d0e5      	beq.n	80017f8 <cliSequence+0x10>
    cliPrintf("ctrl init : %s\n", is_init ? "OK" : "NG");
 800182c:	4bab      	ldr	r3, [pc, #684]	@ (8001adc <cliSequence+0x2f4>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	b123      	cbz	r3, 800183c <cliSequence+0x54>
 8001832:	49ab      	ldr	r1, [pc, #684]	@ (8001ae0 <cliSequence+0x2f8>)
 8001834:	48ab      	ldr	r0, [pc, #684]	@ (8001ae4 <cliSequence+0x2fc>)
 8001836:	f002 f861 	bl	80038fc <cliPrintf>
    ret = true;
 800183a:	e7dd      	b.n	80017f8 <cliSequence+0x10>
    cliPrintf("ctrl init : %s\n", is_init ? "OK" : "NG");
 800183c:	49aa      	ldr	r1, [pc, #680]	@ (8001ae8 <cliSequence+0x300>)
 800183e:	e7f9      	b.n	8001834 <cliSequence+0x4c>
  if (args->argc == 3 && args->isStr(0, "wave") == true)
 8001840:	6963      	ldr	r3, [r4, #20]
 8001842:	49aa      	ldr	r1, [pc, #680]	@ (8001aec <cliSequence+0x304>)
 8001844:	2000      	movs	r0, #0
 8001846:	4798      	blx	r3
 8001848:	4606      	mov	r6, r0
 800184a:	2800      	cmp	r0, #0
 800184c:	d0d7      	beq.n	80017fe <cliSequence+0x16>
    freq_tmp = args->getData(1);
 800184e:	68a3      	ldr	r3, [r4, #8]
 8001850:	2001      	movs	r0, #1
 8001852:	4798      	blx	r3
 8001854:	b285      	uxth	r5, r0
    vpp_tmp  = args->getFloat(2);
 8001856:	68e3      	ldr	r3, [r4, #12]
 8001858:	2002      	movs	r0, #2
 800185a:	4798      	blx	r3
    prev_freq = freq;
 800185c:	4ba4      	ldr	r3, [pc, #656]	@ (8001af0 <cliSequence+0x308>)
 800185e:	881f      	ldrh	r7, [r3, #0]
    prev_vpp = vpp_out;
 8001860:	4ba4      	ldr	r3, [pc, #656]	@ (8001af4 <cliSequence+0x30c>)
 8001862:	f8d3 8000 	ldr.w	r8, [r3]
    freq = constrain(freq_tmp, 1, 200);
 8001866:	b11d      	cbz	r5, 8001870 <cliSequence+0x88>
 8001868:	2dc8      	cmp	r5, #200	@ 0xc8
 800186a:	bf28      	it	cs
 800186c:	25c8      	movcs	r5, #200	@ 0xc8
 800186e:	e000      	b.n	8001872 <cliSequence+0x8a>
 8001870:	2501      	movs	r5, #1
 8001872:	4b9f      	ldr	r3, [pc, #636]	@ (8001af0 <cliSequence+0x308>)
 8001874:	801d      	strh	r5, [r3, #0]
    vpp_out = constrain(vpp_tmp, 0.0f, 20.0f);
 8001876:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187e:	d409      	bmi.n	8001894 <cliSequence+0xac>
 8001880:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 8001884:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188c:	dd04      	ble.n	8001898 <cliSequence+0xb0>
 800188e:	eeb0 0a67 	vmov.f32	s0, s15
 8001892:	e001      	b.n	8001898 <cliSequence+0xb0>
 8001894:	ed9f 0a98 	vldr	s0, [pc, #608]	@ 8001af8 <cliSequence+0x310>
 8001898:	4b96      	ldr	r3, [pc, #600]	@ (8001af4 <cliSequence+0x30c>)
 800189a:	ed83 0a00 	vstr	s0, [r3]
    cliPrintf("wave update.\nfreq: %3d -> %3d hz\nvpp : %2.1f -> %2.1f vpp\n", prev_freq, freq, prev_vpp, vpp_out);
 800189e:	ee10 0a10 	vmov	r0, s0
 80018a2:	f7fe fe89 	bl	80005b8 <__aeabi_f2d>
 80018a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80018aa:	4640      	mov	r0, r8
 80018ac:	f7fe fe84 	bl	80005b8 <__aeabi_f2d>
 80018b0:	e9cd 0100 	strd	r0, r1, [sp]
 80018b4:	462a      	mov	r2, r5
 80018b6:	4639      	mov	r1, r7
 80018b8:	4890      	ldr	r0, [pc, #576]	@ (8001afc <cliSequence+0x314>)
 80018ba:	f002 f81f 	bl	80038fc <cliPrintf>
    ret = true;
 80018be:	4635      	mov	r5, r6
 80018c0:	e79d      	b.n	80017fe <cliSequence+0x16>
  if (args->argc == 1 && args->isStr(0, "raw") == true)
 80018c2:	6963      	ldr	r3, [r4, #20]
 80018c4:	498e      	ldr	r1, [pc, #568]	@ (8001b00 <cliSequence+0x318>)
 80018c6:	2000      	movs	r0, #0
 80018c8:	4798      	blx	r3
 80018ca:	4606      	mov	r6, r0
 80018cc:	2800      	cmp	r0, #0
 80018ce:	d099      	beq.n	8001804 <cliSequence+0x1c>
    uint32_t pre_time = 0;
 80018d0:	2500      	movs	r5, #0
    while (cliKeepLoop())
 80018d2:	f002 fa29 	bl	8003d28 <cliKeepLoop>
 80018d6:	b198      	cbz	r0, 8001900 <cliSequence+0x118>
      if (millis() - pre_time >= 100)
 80018d8:	f000 fb5e 	bl	8001f98 <millis>
 80018dc:	1b43      	subs	r3, r0, r5
 80018de:	2b63      	cmp	r3, #99	@ 0x63
 80018e0:	d9f7      	bls.n	80018d2 <cliSequence+0xea>
        pre_time = millis();
 80018e2:	f000 fb59 	bl	8001f98 <millis>
 80018e6:	4605      	mov	r5, r0
        cliPrintf("adc raw : %d %d %d %d %d\n",
 80018e8:	4986      	ldr	r1, [pc, #536]	@ (8001b04 <cliSequence+0x31c>)
 80018ea:	690b      	ldr	r3, [r1, #16]
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	68cb      	ldr	r3, [r1, #12]
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	688b      	ldr	r3, [r1, #8]
 80018f4:	684a      	ldr	r2, [r1, #4]
 80018f6:	6809      	ldr	r1, [r1, #0]
 80018f8:	4883      	ldr	r0, [pc, #524]	@ (8001b08 <cliSequence+0x320>)
 80018fa:	f001 ffff 	bl	80038fc <cliPrintf>
 80018fe:	e7e8      	b.n	80018d2 <cliSequence+0xea>
    ret = true;
 8001900:	4635      	mov	r5, r6
 8001902:	e77f      	b.n	8001804 <cliSequence+0x1c>
  if (args->argc == 1 && args->isStr(0, "cali") == true) // Calibration
 8001904:	6963      	ldr	r3, [r4, #20]
 8001906:	4981      	ldr	r1, [pc, #516]	@ (8001b0c <cliSequence+0x324>)
 8001908:	2000      	movs	r0, #0
 800190a:	4798      	blx	r3
 800190c:	4682      	mov	sl, r0
 800190e:	2800      	cmp	r0, #0
 8001910:	f43f af7b 	beq.w	800180a <cliSequence+0x22>
    uint32_t sum[ADC_MAX_CH]   = {0,};
 8001914:	2500      	movs	r5, #0
 8001916:	9507      	str	r5, [sp, #28]
 8001918:	9508      	str	r5, [sp, #32]
 800191a:	9509      	str	r5, [sp, #36]	@ 0x24
 800191c:	950a      	str	r5, [sp, #40]	@ 0x28
 800191e:	950b      	str	r5, [sp, #44]	@ 0x2c
    uint32_t avg[ADC_MAX_CH]   = {0,};
 8001920:	950c      	str	r5, [sp, #48]	@ 0x30
 8001922:	950d      	str	r5, [sp, #52]	@ 0x34
 8001924:	950e      	str	r5, [sp, #56]	@ 0x38
 8001926:	950f      	str	r5, [sp, #60]	@ 0x3c
 8001928:	9510      	str	r5, [sp, #64]	@ 0x40
    uint32_t old[ADC_MAX_CH]   = {0,};
 800192a:	9511      	str	r5, [sp, #68]	@ 0x44
 800192c:	9512      	str	r5, [sp, #72]	@ 0x48
 800192e:	9513      	str	r5, [sp, #76]	@ 0x4c
 8001930:	9514      	str	r5, [sp, #80]	@ 0x50
 8001932:	9515      	str	r5, [sp, #84]	@ 0x54
    volatile uint32_t start_time = 0;
 8001934:	9505      	str	r5, [sp, #20]
    volatile uint32_t diff_time = 0;
 8001936:	9506      	str	r5, [sp, #24]
    cliPrintf("Offset Calibration start...\n");
 8001938:	4875      	ldr	r0, [pc, #468]	@ (8001b10 <cliSequence+0x328>)
 800193a:	f001 ffdf 	bl	80038fc <cliPrintf>
    cliPrintf("Disconnect the ADC terminal.\n");
 800193e:	4875      	ldr	r0, [pc, #468]	@ (8001b14 <cliSequence+0x32c>)
 8001940:	f001 ffdc 	bl	80038fc <cliPrintf>
    for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001944:	462b      	mov	r3, r5
 8001946:	e00d      	b.n	8001964 <cliSequence+0x17c>
      old[ch] = adc_offset[ch];
 8001948:	4a73      	ldr	r2, [pc, #460]	@ (8001b18 <cliSequence+0x330>)
 800194a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800194e:	edd2 7a00 	vldr	s15, [r2]
 8001952:	aa16      	add	r2, sp, #88	@ 0x58
 8001954:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001958:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800195c:	ed42 7a05 	vstr	s15, [r2, #-20]	@ 0xffffffec
    for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001960:	3301      	adds	r3, #1
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b04      	cmp	r3, #4
 8001966:	d9ef      	bls.n	8001948 <cliSequence+0x160>
    start_time = millis();
 8001968:	f000 fb16 	bl	8001f98 <millis>
 800196c:	9005      	str	r0, [sp, #20]
    bool is_cali_done = false;
 800196e:	2700      	movs	r7, #0
    uint32_t cnt      = 0;
 8001970:	46b9      	mov	r9, r7
    uint32_t adc_time = 0;
 8001972:	463d      	mov	r5, r7
    uint32_t pre_time = 0;
 8001974:	463e      	mov	r6, r7
    uint16_t percent  = 0;
 8001976:	46b8      	mov	r8, r7
    while (cliKeepLoop())
 8001978:	f002 f9d6 	bl	8003d28 <cliKeepLoop>
 800197c:	4683      	mov	fp, r0
 800197e:	2800      	cmp	r0, #0
 8001980:	d031      	beq.n	80019e6 <cliSequence+0x1fe>
      if (millis() - adc_time >= 1)
 8001982:	f000 fb09 	bl	8001f98 <millis>
 8001986:	42a8      	cmp	r0, r5
 8001988:	d12f      	bne.n	80019ea <cliSequence+0x202>
      if (millis() - pre_time > 150)
 800198a:	f000 fb05 	bl	8001f98 <millis>
 800198e:	1b80      	subs	r0, r0, r6
 8001990:	2896      	cmp	r0, #150	@ 0x96
 8001992:	d86b      	bhi.n	8001a6c <cliSequence+0x284>
      if (is_cali_done && (percent > 100))
 8001994:	2f00      	cmp	r7, #0
 8001996:	d0ef      	beq.n	8001978 <cliSequence+0x190>
 8001998:	f1b8 0f64 	cmp.w	r8, #100	@ 0x64
 800199c:	d9ec      	bls.n	8001978 <cliSequence+0x190>
        cliPrintf("sample_cnt: %d\n", cnt);
 800199e:	4649      	mov	r1, r9
 80019a0:	485e      	ldr	r0, [pc, #376]	@ (8001b1c <cliSequence+0x334>)
 80019a2:	f001 ffab 	bl	80038fc <cliPrintf>
        cliPrintf("ch[0]: %d -> %d\n", old[0], avg[0]);
 80019a6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80019a8:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80019aa:	485d      	ldr	r0, [pc, #372]	@ (8001b20 <cliSequence+0x338>)
 80019ac:	f001 ffa6 	bl	80038fc <cliPrintf>
        cliPrintf("ch[1]: %d -> %d\n", old[1], avg[1]);
 80019b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80019b2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80019b4:	485b      	ldr	r0, [pc, #364]	@ (8001b24 <cliSequence+0x33c>)
 80019b6:	f001 ffa1 	bl	80038fc <cliPrintf>
        cliPrintf("ch[2]: %d -> %d\n", old[2], avg[2]);
 80019ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80019bc:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80019be:	485a      	ldr	r0, [pc, #360]	@ (8001b28 <cliSequence+0x340>)
 80019c0:	f001 ff9c 	bl	80038fc <cliPrintf>
        cliPrintf("ch[3]: %d -> %d\n", old[3], avg[3]);
 80019c4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80019c6:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80019c8:	4858      	ldr	r0, [pc, #352]	@ (8001b2c <cliSequence+0x344>)
 80019ca:	f001 ff97 	bl	80038fc <cliPrintf>
        cliPrintf("ch[4]: %d -> %d\n", old[4], avg[4]);
 80019ce:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80019d0:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80019d2:	4857      	ldr	r0, [pc, #348]	@ (8001b30 <cliSequence+0x348>)
 80019d4:	f001 ff92 	bl	80038fc <cliPrintf>
        cliPrintf("Offset Calibration Done!!\n");
 80019d8:	4856      	ldr	r0, [pc, #344]	@ (8001b34 <cliSequence+0x34c>)
 80019da:	f001 ff8f 	bl	80038fc <cliPrintf>
        delay(1000);
 80019de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019e2:	f000 fad5 	bl	8001f90 <delay>
    ret = true;
 80019e6:	4655      	mov	r5, sl
 80019e8:	e70f      	b.n	800180a <cliSequence+0x22>
        adc_time = millis();
 80019ea:	f000 fad5 	bl	8001f98 <millis>
 80019ee:	4605      	mov	r5, r0
        if (cnt < 1000)
 80019f0:	f5b9 7f7a 	cmp.w	r9, #1000	@ 0x3e8
 80019f4:	d31e      	bcc.n	8001a34 <cliSequence+0x24c>
        else if(is_cali_done == false)
 80019f6:	2f00      	cmp	r7, #0
 80019f8:	d1c7      	bne.n	800198a <cliSequence+0x1a2>
          diff_time = millis() - start_time;
 80019fa:	f000 facd 	bl	8001f98 <millis>
 80019fe:	9b05      	ldr	r3, [sp, #20]
 8001a00:	1ac0      	subs	r0, r0, r3
 8001a02:	9006      	str	r0, [sp, #24]
          cliPrintf("Calculated Time: %dms\n", diff_time);
 8001a04:	9906      	ldr	r1, [sp, #24]
 8001a06:	484c      	ldr	r0, [pc, #304]	@ (8001b38 <cliSequence+0x350>)
 8001a08:	f001 ff78 	bl	80038fc <cliPrintf>
          for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	e029      	b.n	8001a64 <cliSequence+0x27c>
            sum[ch] += adc_value[ch];
 8001a10:	aa16      	add	r2, sp, #88	@ 0x58
 8001a12:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8001a16:	f851 2c3c 	ldr.w	r2, [r1, #-60]
 8001a1a:	483a      	ldr	r0, [pc, #232]	@ (8001b04 <cliSequence+0x31c>)
 8001a1c:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8001a20:	4402      	add	r2, r0
 8001a22:	f841 2c3c 	str.w	r2, [r1, #-60]
          for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001a26:	3301      	adds	r3, #1
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d9f0      	bls.n	8001a10 <cliSequence+0x228>
          cnt++;
 8001a2e:	f109 0901 	add.w	r9, r9, #1
 8001a32:	e7aa      	b.n	800198a <cliSequence+0x1a2>
          for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001a34:	2300      	movs	r3, #0
 8001a36:	e7f8      	b.n	8001a2a <cliSequence+0x242>
            avg[ch]        = sum[ch] / (cnt + 1);
 8001a38:	aa16      	add	r2, sp, #88	@ 0x58
 8001a3a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8001a3e:	f851 2c3c 	ldr.w	r2, [r1, #-60]
 8001a42:	f109 0001 	add.w	r0, r9, #1
 8001a46:	fbb2 f2f0 	udiv	r2, r2, r0
 8001a4a:	f841 2c28 	str.w	r2, [r1, #-40]
            adc_offset[ch] = avg[ch];
 8001a4e:	4932      	ldr	r1, [pc, #200]	@ (8001b18 <cliSequence+0x330>)
 8001a50:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8001a54:	ee07 2a90 	vmov	s15, r2
 8001a58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a5c:	edc1 7a00 	vstr	s15, [r1]
          for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001a60:	3301      	adds	r3, #1
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d9e7      	bls.n	8001a38 <cliSequence+0x250>
          is_cali_done = true;
 8001a68:	465f      	mov	r7, fp
 8001a6a:	e78e      	b.n	800198a <cliSequence+0x1a2>
        pre_time = millis();
 8001a6c:	f000 fa94 	bl	8001f98 <millis>
 8001a70:	4606      	mov	r6, r0
        if (lcdDrawAvailable())
 8001a72:	f000 fca7 	bl	80023c4 <lcdDrawAvailable>
 8001a76:	2800      	cmp	r0, #0
 8001a78:	d08c      	beq.n	8001994 <cliSequence+0x1ac>
          lcdClearBuffer(black);
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f000 fd0e 	bl	800249c <lcdClearBuffer>
          lcdPrintf(96, 0, white, "%3d%%", percent);
 8001a80:	f8cd 8000 	str.w	r8, [sp]
 8001a84:	4b2d      	ldr	r3, [pc, #180]	@ (8001b3c <cliSequence+0x354>)
 8001a86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	2060      	movs	r0, #96	@ 0x60
 8001a8e:	f000 fe3b 	bl	8002708 <lcdPrintf>
          lcdDrawRect(0, 16, 128, 16, white);
 8001a92:	f64f 7bff 	movw	fp, #65535	@ 0xffff
 8001a96:	f8cd b000 	str.w	fp, [sp]
 8001a9a:	2310      	movs	r3, #16
 8001a9c:	2280      	movs	r2, #128	@ 0x80
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f000 fe0b 	bl	80026bc <lcdDrawRect>
          lcdDrawFillRect(2, 19, percent * 124 / 100, 10, white);
 8001aa6:	ebc8 1348 	rsb	r3, r8, r8, lsl #5
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4a24      	ldr	r2, [pc, #144]	@ (8001b40 <cliSequence+0x358>)
 8001aae:	fb82 1203 	smull	r1, r2, r2, r3
 8001ab2:	17db      	asrs	r3, r3, #31
 8001ab4:	ebc3 1262 	rsb	r2, r3, r2, asr #5
 8001ab8:	f8cd b000 	str.w	fp, [sp]
 8001abc:	230a      	movs	r3, #10
 8001abe:	b212      	sxth	r2, r2
 8001ac0:	2113      	movs	r1, #19
 8001ac2:	2002      	movs	r0, #2
 8001ac4:	f000 fd88 	bl	80025d8 <lcdDrawFillRect>
          lcdRequestDraw();
 8001ac8:	f000 fca6 	bl	8002418 <lcdRequestDraw>
          percent += 10;
 8001acc:	f108 080a 	add.w	r8, r8, #10
 8001ad0:	fa1f f888 	uxth.w	r8, r8
 8001ad4:	e75e      	b.n	8001994 <cliSequence+0x1ac>
 8001ad6:	bf00      	nop
 8001ad8:	0800ebc8 	.word	0x0800ebc8
 8001adc:	2000110c 	.word	0x2000110c
 8001ae0:	0800ebc0 	.word	0x0800ebc0
 8001ae4:	0800ebd0 	.word	0x0800ebd0
 8001ae8:	0800ebc4 	.word	0x0800ebc4
 8001aec:	0800ec9c 	.word	0x0800ec9c
 8001af0:	200002ac 	.word	0x200002ac
 8001af4:	200002b4 	.word	0x200002b4
 8001af8:	00000000 	.word	0x00000000
 8001afc:	0800eca4 	.word	0x0800eca4
 8001b00:	0800ece0 	.word	0x0800ece0
 8001b04:	200010f8 	.word	0x200010f8
 8001b08:	0800ece4 	.word	0x0800ece4
 8001b0c:	0800ed00 	.word	0x0800ed00
 8001b10:	0800ed08 	.word	0x0800ed08
 8001b14:	0800ed28 	.word	0x0800ed28
 8001b18:	20000008 	.word	0x20000008
 8001b1c:	0800ed68 	.word	0x0800ed68
 8001b20:	0800ed78 	.word	0x0800ed78
 8001b24:	0800ed8c 	.word	0x0800ed8c
 8001b28:	0800eda0 	.word	0x0800eda0
 8001b2c:	0800edb4 	.word	0x0800edb4
 8001b30:	0800edc8 	.word	0x0800edc8
 8001b34:	0800eddc 	.word	0x0800eddc
 8001b38:	0800ed48 	.word	0x0800ed48
 8001b3c:	0800ed60 	.word	0x0800ed60
 8001b40:	51eb851f 	.word	0x51eb851f
  if (args->argc == 2 && args->isStr(0, "time") == true)
 8001b44:	6963      	ldr	r3, [r4, #20]
 8001b46:	4913      	ldr	r1, [pc, #76]	@ (8001b94 <cliSequence+0x3ac>)
 8001b48:	2000      	movs	r0, #0
 8001b4a:	4798      	blx	r3
 8001b4c:	2800      	cmp	r0, #0
 8001b4e:	f43f ae60 	beq.w	8001812 <cliSequence+0x2a>
    uint8_t old_time = uart3_send_time;
 8001b52:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <cliSequence+0x3b0>)
 8001b54:	781d      	ldrb	r5, [r3, #0]
    new_time             = args->getData(1);
 8001b56:	68a3      	ldr	r3, [r4, #8]
 8001b58:	2001      	movs	r0, #1
 8001b5a:	4798      	blx	r3
 8001b5c:	b2c3      	uxtb	r3, r0
    if(new_time != old_time)
 8001b5e:	429d      	cmp	r5, r3
 8001b60:	f43f ae5a 	beq.w	8001818 <cliSequence+0x30>
      uart3_send_time = constrain(new_time, 0, 255);
 8001b64:	4a0c      	ldr	r2, [pc, #48]	@ (8001b98 <cliSequence+0x3b0>)
 8001b66:	7013      	strb	r3, [r2, #0]
      cliPrintf("uart3_tx_time : %d -> %d\n", old_time, uart3_send_time);
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4629      	mov	r1, r5
 8001b6c:	480b      	ldr	r0, [pc, #44]	@ (8001b9c <cliSequence+0x3b4>)
 8001b6e:	f001 fec5 	bl	80038fc <cliPrintf>
 8001b72:	e651      	b.n	8001818 <cliSequence+0x30>
    cliPrintf("seq info\n");
 8001b74:	480a      	ldr	r0, [pc, #40]	@ (8001ba0 <cliSequence+0x3b8>)
 8001b76:	f001 fec1 	bl	80038fc <cliPrintf>
    cliPrintf("seq cali\n");
 8001b7a:	480a      	ldr	r0, [pc, #40]	@ (8001ba4 <cliSequence+0x3bc>)
 8001b7c:	f001 febe 	bl	80038fc <cliPrintf>
    cliPrintf("seq raw\n");
 8001b80:	4809      	ldr	r0, [pc, #36]	@ (8001ba8 <cliSequence+0x3c0>)
 8001b82:	f001 febb 	bl	80038fc <cliPrintf>
    cliPrintf("seq time [0-255]\n");    
 8001b86:	4809      	ldr	r0, [pc, #36]	@ (8001bac <cliSequence+0x3c4>)
 8001b88:	f001 feb8 	bl	80038fc <cliPrintf>
    cliPrintf("seq wave freq[1-200] vpp[1.0-20.0]\n");
 8001b8c:	4808      	ldr	r0, [pc, #32]	@ (8001bb0 <cliSequence+0x3c8>)
 8001b8e:	f001 feb5 	bl	80038fc <cliPrintf>
}
 8001b92:	e641      	b.n	8001818 <cliSequence+0x30>
 8001b94:	0800edf8 	.word	0x0800edf8
 8001b98:	20000000 	.word	0x20000000
 8001b9c:	0800ee00 	.word	0x0800ee00
 8001ba0:	0800ee1c 	.word	0x0800ee1c
 8001ba4:	0800ee28 	.word	0x0800ee28
 8001ba8:	0800ee34 	.word	0x0800ee34
 8001bac:	0800ee40 	.word	0x0800ee40
 8001bb0:	0800ee54 	.word	0x0800ee54

08001bb4 <sequenceMotorUpdate>:
{
 8001bb4:	b538      	push	{r3, r4, r5, lr}
 8001bb6:	ed2d 8b02 	vpush	{d8}
  float    arr       = (float)(__HAL_TIM_GET_AUTORELOAD(&htim1));
 8001bba:	4b24      	ldr	r3, [pc, #144]	@ (8001c4c <sequenceMotorUpdate+0x98>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	ed93 8a0b 	vldr	s16, [r3, #44]	@ 0x2c
 8001bc2:	eeb8 8a48 	vcvt.f32.u32	s16, s16
  int32_t  dac_value = dac_out_value;
 8001bc6:	4b22      	ldr	r3, [pc, #136]	@ (8001c50 <sequenceMotorUpdate+0x9c>)
 8001bc8:	681d      	ldr	r5, [r3, #0]
  float    vpp_ratio = (vpp_out / vpp_max);
 8001bca:	4b22      	ldr	r3, [pc, #136]	@ (8001c54 <sequenceMotorUpdate+0xa0>)
 8001bcc:	edd3 6a00 	vldr	s13, [r3]
 8001bd0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001bd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
  dac_offset = (int32_t)(vpp_ratio * (float)ADC_RESOLUTION_HALF);
 8001bd8:	eeb0 7a67 	vmov.f32	s14, s15
 8001bdc:	eebe 7aea 	vcvt.s32.f32	s14, s14, #11
 8001be0:	ee17 4a10 	vmov	r4, s14
  if (dac_value >= dac_offset)
 8001be4:	42a5      	cmp	r5, r4
 8001be6:	db23      	blt.n	8001c30 <sequenceMotorUpdate+0x7c>
    HAL_GPIO_WritePin(MT_PH_GPIO_Port, MT_PH_Pin, GPIO_PIN_SET);   
 8001be8:	2201      	movs	r2, #1
 8001bea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf2:	f004 fec9 	bl	8006988 <HAL_GPIO_WritePin>
  if(dac_value >= 0)
 8001bf6:	1b2b      	subs	r3, r5, r4
 8001bf8:	d422      	bmi.n	8001c40 <sequenceMotorUpdate+0x8c>
    dac_value++;
 8001bfa:	3301      	adds	r3, #1
  dac_value = constrain(dac_value, 1, ADC_RESOLUTION_HALF);
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	dd21      	ble.n	8001c44 <sequenceMotorUpdate+0x90>
 8001c00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001c04:	bfa8      	it	ge
 8001c06:	f44f 6300 	movge.w	r3, #2048	@ 0x800
 8001c0a:	ee07 3a90 	vmov	s15, r3
  pwm_ratio =  (float)dac_value / (float)ADC_RESOLUTION_HALF;
 8001c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c12:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001c58 <sequenceMotorUpdate+0xa4>
 8001c16:	ee67 7a87 	vmul.f32	s15, s15, s14
  pwm_out   = (uint32_t)(pwm_ratio * arr);
 8001c1a:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001c1e:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_out);
 8001c22:	4b0a      	ldr	r3, [pc, #40]	@ (8001c4c <sequenceMotorUpdate+0x98>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	ed83 8a0d 	vstr	s16, [r3, #52]	@ 0x34
}
 8001c2a:	ecbd 8b02 	vpop	{d8}
 8001c2e:	bd38      	pop	{r3, r4, r5, pc}
    HAL_GPIO_WritePin(MT_PH_GPIO_Port, MT_PH_Pin, GPIO_PIN_RESET); 
 8001c30:	2200      	movs	r2, #0
 8001c32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c3a:	f004 fea5 	bl	8006988 <HAL_GPIO_WritePin>
 8001c3e:	e7da      	b.n	8001bf6 <sequenceMotorUpdate+0x42>
    dac_value *= -1;
 8001c40:	1b63      	subs	r3, r4, r5
 8001c42:	e7db      	b.n	8001bfc <sequenceMotorUpdate+0x48>
  dac_value = constrain(dac_value, 1, ADC_RESOLUTION_HALF);
 8001c44:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8001c5c <sequenceMotorUpdate+0xa8>
 8001c48:	e7e1      	b.n	8001c0e <sequenceMotorUpdate+0x5a>
 8001c4a:	bf00      	nop
 8001c4c:	2000682c 	.word	0x2000682c
 8001c50:	200010f4 	.word	0x200010f4
 8001c54:	200002b4 	.word	0x200002b4
 8001c58:	3a000000 	.word	0x3a000000
 8001c5c:	00000001 	.word	0x00000001

08001c60 <HAL_ADC_ConvCpltCallback>:
{
 8001c60:	b538      	push	{r3, r4, r5, lr}
  if (hadc->Instance == hadc1.Instance) //  10Khz(100us)
 8001c62:	6802      	ldr	r2, [r0, #0]
 8001c64:	4b0b      	ldr	r3, [pc, #44]	@ (8001c94 <HAL_ADC_ConvCpltCallback+0x34>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d000      	beq.n	8001c6e <HAL_ADC_ConvCpltCallback+0xe>
}
 8001c6c:	bd38      	pop	{r3, r4, r5, pc}
    adc_value[i] = HAL_ADC_GetValue(&hadc1);
 8001c6e:	4c0a      	ldr	r4, [pc, #40]	@ (8001c98 <HAL_ADC_ConvCpltCallback+0x38>)
 8001c70:	7825      	ldrb	r5, [r4, #0]
 8001c72:	4808      	ldr	r0, [pc, #32]	@ (8001c94 <HAL_ADC_ConvCpltCallback+0x34>)
 8001c74:	f003 f9cc 	bl	8005010 <HAL_ADC_GetValue>
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_ADC_ConvCpltCallback+0x3c>)
 8001c7a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
    i = next_idx(i, adc_ch_max);    
 8001c7e:	7822      	ldrb	r2, [r4, #0]
 8001c80:	3206      	adds	r2, #6
 8001c82:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <HAL_ADC_ConvCpltCallback+0x40>)
 8001c84:	fb83 1302 	smull	r1, r3, r3, r2
 8001c88:	105b      	asrs	r3, r3, #1
 8001c8a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	7023      	strb	r3, [r4, #0]
}
 8001c92:	e7eb      	b.n	8001c6c <HAL_ADC_ConvCpltCallback+0xc>
 8001c94:	20005e04 	.word	0x20005e04
 8001c98:	20000266 	.word	0x20000266
 8001c9c:	200010f8 	.word	0x200010f8
 8001ca0:	66666667 	.word	0x66666667

08001ca4 <dacAvailableForWrite>:
{
 8001ca4:	b510      	push	{r4, lr}
  rx_len = qbufferAvailable(&value_queue);
 8001ca6:	4c04      	ldr	r4, [pc, #16]	@ (8001cb8 <dacAvailableForWrite+0x14>)
 8001ca8:	4620      	mov	r0, r4
 8001caa:	f000 f9e4 	bl	8002076 <qbufferAvailable>
  wr_len = (value_queue.len - 1) - rx_len;
 8001cae:	68a3      	ldr	r3, [r4, #8]
 8001cb0:	1a18      	subs	r0, r3, r0
}
 8001cb2:	3801      	subs	r0, #1
 8001cb4:	bd10      	pop	{r4, pc}
 8001cb6:	bf00      	nop
 8001cb8:	200002b8 	.word	0x200002b8

08001cbc <sequenceDacUpdate>:
{
 8001cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cbe:	ed2d 8b02 	vpush	{d8}
 8001cc2:	b087      	sub	sp, #28
  if ( iscli )
 8001cc4:	4b4d      	ldr	r3, [pc, #308]	@ (8001dfc <sequenceDacUpdate+0x140>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	b12b      	cbz	r3, 8001cd6 <sequenceDacUpdate+0x1a>
	  f_freq 	= freq;
 8001cca:	4b4d      	ldr	r3, [pc, #308]	@ (8001e00 <sequenceDacUpdate+0x144>)
 8001ccc:	881b      	ldrh	r3, [r3, #0]
	  f_vpp_out = vpp_out;
 8001cce:	4a4d      	ldr	r2, [pc, #308]	@ (8001e04 <sequenceDacUpdate+0x148>)
 8001cd0:	ed92 8a00 	vldr	s16, [r2]
 8001cd4:	e002      	b.n	8001cdc <sequenceDacUpdate+0x20>
  float    f_vpp_out                = 0.0f;
 8001cd6:	ed9f 8a4c 	vldr	s16, [pc, #304]	@ 8001e08 <sequenceDacUpdate+0x14c>
  uint16_t f_freq                   = 0;
 8001cda:	2300      	movs	r3, #0
  if  ( isalgo )
 8001cdc:	4a4b      	ldr	r2, [pc, #300]	@ (8001e0c <sequenceDacUpdate+0x150>)
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	b122      	cbz	r2, 8001cec <sequenceDacUpdate+0x30>
	  f_freq 	= algo_freq;
 8001ce2:	4b4b      	ldr	r3, [pc, #300]	@ (8001e10 <sequenceDacUpdate+0x154>)
 8001ce4:	881b      	ldrh	r3, [r3, #0]
	  f_vpp_out = algo_vpp_out;
 8001ce6:	4a4b      	ldr	r2, [pc, #300]	@ (8001e14 <sequenceDacUpdate+0x158>)
 8001ce8:	ed92 8a00 	vldr	s16, [r2]
  sample_max = sequence_freq / f_freq;
 8001cec:	f242 7710 	movw	r7, #10000	@ 0x2710
 8001cf0:	fbb7 f7f3 	udiv	r7, r7, r3
 8001cf4:	4b48      	ldr	r3, [pc, #288]	@ (8001e18 <sequenceDacUpdate+0x15c>)
 8001cf6:	601f      	str	r7, [r3, #0]
  float radian       = (2.0f * PI) * ((float)sample_idx / (float)sample_max); //   
 8001cf8:	4e48      	ldr	r6, [pc, #288]	@ (8001e1c <sequenceDacUpdate+0x160>)
 8001cfa:	6834      	ldr	r4, [r6, #0]
 8001cfc:	ee07 4a90 	vmov	s15, r4
 8001d00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d04:	ee07 7a90 	vmov	s15, r7
 8001d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d0c:	ee87 0a27 	vdiv.f32	s0, s14, s15
  float sin_value    = sinf(radian);                                          //   
 8001d10:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8001e20 <sequenceDacUpdate+0x164>
 8001d14:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001d18:	f00c f964 	bl	800dfe4 <sinf>
  float shifted_sin  = sin_value + 1.0f;                                      //   [0, 2]  
 8001d1c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001d20:	ee30 0a27 	vadd.f32	s0, s0, s15
  dac_out_value      = (uint16_t)rint(scaled_value);                          //    
 8001d24:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8001e24 <sequenceDacUpdate+0x168>
 8001d28:	ee60 7a27 	vmul.f32	s15, s0, s15
 8001d2c:	ee17 0a90 	vmov	r0, s15
 8001d30:	f7fe fc42 	bl	80005b8 <__aeabi_f2d>
 8001d34:	ec41 0b10 	vmov	d0, r0, r1
 8001d38:	f00c f99a 	bl	800e070 <rint>
 8001d3c:	ec51 0b10 	vmov	r0, r1, d0
 8001d40:	f7fe ff6a 	bl	8000c18 <__aeabi_d2uiz>
 8001d44:	b280      	uxth	r0, r0
 8001d46:	4d38      	ldr	r5, [pc, #224]	@ (8001e28 <sequenceDacUpdate+0x16c>)
 8001d48:	6028      	str	r0, [r5, #0]
  dac_out_value = constrain(dac_out_value, 0, ADC_RESOLUTION - 1);
 8001d4a:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001d4e:	4283      	cmp	r3, r0
 8001d50:	bfa8      	it	ge
 8001d52:	4603      	movge	r3, r0
 8001d54:	602b      	str	r3, [r5, #0]
  dac_out_value = dac_out_value * (f_vpp_out / vpp_max);
 8001d56:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 8001d5a:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8001d5e:	ee07 3a90 	vmov	s15, r3
 8001d62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d6e:	ee17 3a90 	vmov	r3, s15
 8001d72:	edc5 7a00 	vstr	s15, [r5]
  sample_idx    = next_idx(sample_idx, sample_max);
 8001d76:	193a      	adds	r2, r7, r4
 8001d78:	3201      	adds	r2, #1
 8001d7a:	fbb2 f1f7 	udiv	r1, r2, r7
 8001d7e:	fb07 2211 	mls	r2, r7, r1, r2
 8001d82:	6032      	str	r2, [r6, #0]
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_out_value); // DAC1 OUT
 8001d84:	2200      	movs	r2, #0
 8001d86:	4611      	mov	r1, r2
 8001d88:	4828      	ldr	r0, [pc, #160]	@ (8001e2c <sequenceDacUpdate+0x170>)
 8001d8a:	f004 f8ed 	bl	8005f68 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_out_value); // DAC2 OUT
 8001d8e:	682b      	ldr	r3, [r5, #0]
 8001d90:	2200      	movs	r2, #0
 8001d92:	4611      	mov	r1, r2
 8001d94:	4826      	ldr	r0, [pc, #152]	@ (8001e30 <sequenceDacUpdate+0x174>)
 8001d96:	f004 f8e7 	bl	8005f68 <HAL_DAC_SetValue>
  if (millis() - pre_time >= uart3_send_time)
 8001d9a:	f000 f8fd 	bl	8001f98 <millis>
 8001d9e:	4b25      	ldr	r3, [pc, #148]	@ (8001e34 <sequenceDacUpdate+0x178>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	1ac0      	subs	r0, r0, r3
 8001da4:	4b24      	ldr	r3, [pc, #144]	@ (8001e38 <sequenceDacUpdate+0x17c>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	4298      	cmp	r0, r3
 8001daa:	d203      	bcs.n	8001db4 <sequenceDacUpdate+0xf8>
}
 8001dac:	b007      	add	sp, #28
 8001dae:	ecbd 8b02 	vpop	{d8}
 8001db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pre_time = millis();
 8001db4:	f000 f8f0 	bl	8001f98 <millis>
 8001db8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e34 <sequenceDacUpdate+0x178>)
 8001dba:	6018      	str	r0, [r3, #0]
    buf.frame_start = 0xBBAA;
 8001dbc:	f64b 33aa 	movw	r3, #48042	@ 0xbbaa
 8001dc0:	f8ad 3004 	strh.w	r3, [sp, #4]
    buf.value[0] = (float)dac_out_value;
 8001dc4:	682b      	ldr	r3, [r5, #0]
 8001dc6:	ee07 3a90 	vmov	s15, r3
 8001dca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dce:	ee17 3a90 	vmov	r3, s15
 8001dd2:	f8cd 3006 	str.w	r3, [sp, #6]
    buf.value[1] = 34.5f;
 8001dd6:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <sequenceDacUpdate+0x180>)
 8001dd8:	f8cd 300a 	str.w	r3, [sp, #10]
    buf.value[2] = 56.7f;
 8001ddc:	4b18      	ldr	r3, [pc, #96]	@ (8001e40 <sequenceDacUpdate+0x184>)
 8001dde:	f8cd 300e 	str.w	r3, [sp, #14]
    buf.value[3] = 78.9f;
 8001de2:	4b18      	ldr	r3, [pc, #96]	@ (8001e44 <sequenceDacUpdate+0x188>)
 8001de4:	f8cd 3012 	str.w	r3, [sp, #18]
    if (dacAvailableForWrite() > 0)
 8001de8:	f7ff ff5c 	bl	8001ca4 <dacAvailableForWrite>
 8001dec:	2800      	cmp	r0, #0
 8001dee:	d0dd      	beq.n	8001dac <sequenceDacUpdate+0xf0>
      qbufferWrite(&value_queue, (uint8_t *)&buf, 1);
 8001df0:	2201      	movs	r2, #1
 8001df2:	a901      	add	r1, sp, #4
 8001df4:	4814      	ldr	r0, [pc, #80]	@ (8001e48 <sequenceDacUpdate+0x18c>)
 8001df6:	f000 f8e7 	bl	8001fc8 <qbufferWrite>
}
 8001dfa:	e7d7      	b.n	8001dac <sequenceDacUpdate+0xf0>
 8001dfc:	200002a9 	.word	0x200002a9
 8001e00:	200002ac 	.word	0x200002ac
 8001e04:	200002b4 	.word	0x200002b4
 8001e08:	00000000 	.word	0x00000000
 8001e0c:	200002a8 	.word	0x200002a8
 8001e10:	200002aa 	.word	0x200002aa
 8001e14:	200002b0 	.word	0x200002b0
 8001e18:	20000004 	.word	0x20000004
 8001e1c:	200010dc 	.word	0x200010dc
 8001e20:	40c90fdb 	.word	0x40c90fdb
 8001e24:	45000000 	.word	0x45000000
 8001e28:	200010f4 	.word	0x200010f4
 8001e2c:	20006574 	.word	0x20006574
 8001e30:	20006560 	.word	0x20006560
 8001e34:	20000268 	.word	0x20000268
 8001e38:	20000000 	.word	0x20000000
 8001e3c:	420a0000 	.word	0x420a0000
 8001e40:	4262cccd 	.word	0x4262cccd
 8001e44:	429dcccd 	.word	0x429dcccd
 8001e48:	200002b8 	.word	0x200002b8

08001e4c <sequenceInterruptHandler>:
{
 8001e4c:	b508      	push	{r3, lr}
  sequenceRmsUpdate();
 8001e4e:	f7ff fcbf 	bl	80017d0 <sequenceRmsUpdate>
  controlUserFunc();
 8001e52:	f7ff f95f 	bl	8001114 <controlUserFunc>
  sequenceDacUpdate();
 8001e56:	f7ff ff31 	bl	8001cbc <sequenceDacUpdate>
  sequenceMotorUpdate();
 8001e5a:	f7ff feab 	bl	8001bb4 <sequenceMotorUpdate>
}
 8001e5e:	bd08      	pop	{r3, pc}

08001e60 <HAL_TIM_PeriodElapsedCallback>:
{ 
 8001e60:	b508      	push	{r3, lr}
  if (htim->Instance == htim1.Instance) // 20Khz(50us)
 8001e62:	6803      	ldr	r3, [r0, #0]
 8001e64:	4a06      	ldr	r2, [pc, #24]	@ (8001e80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d000      	beq.n	8001e6e <HAL_TIM_PeriodElapsedCallback+0xe>
}
 8001e6c:	bd08      	pop	{r3, pc}
    if(htim->Instance->CNT >= (htim->Instance->ARR)/2) // 10Khz(100us)
 8001e6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e72:	ebb2 0f53 	cmp.w	r2, r3, lsr #1
 8001e76:	d3f9      	bcc.n	8001e6c <HAL_TIM_PeriodElapsedCallback+0xc>
      sequenceInterruptHandler();
 8001e78:	f7ff ffe8 	bl	8001e4c <sequenceInterruptHandler>
}
 8001e7c:	e7f6      	b.n	8001e6c <HAL_TIM_PeriodElapsedCallback+0xc>
 8001e7e:	bf00      	nop
 8001e80:	2000682c 	.word	0x2000682c

08001e84 <sequenceCalibration>:
{
 8001e84:	b570      	push	{r4, r5, r6, lr}
 8001e86:	b08a      	sub	sp, #40	@ 0x28
  uint32_t sum[ADC_MAX_CH] = { 0, 0, 0, 0, 0 };
 8001e88:	2400      	movs	r4, #0
 8001e8a:	9405      	str	r4, [sp, #20]
 8001e8c:	9406      	str	r4, [sp, #24]
 8001e8e:	9407      	str	r4, [sp, #28]
 8001e90:	9408      	str	r4, [sp, #32]
 8001e92:	9409      	str	r4, [sp, #36]	@ 0x24
  uint32_t avg[ADC_MAX_CH] = { 0, 0, 0, 0, 0 };
 8001e94:	9400      	str	r4, [sp, #0]
 8001e96:	9401      	str	r4, [sp, #4]
 8001e98:	9402      	str	r4, [sp, #8]
 8001e9a:	9403      	str	r4, [sp, #12]
 8001e9c:	9404      	str	r4, [sp, #16]
  pre_time = millis();
 8001e9e:	f000 f87b 	bl	8001f98 <millis>
 8001ea2:	4605      	mov	r5, r0
  uint32_t cnt      = 0;
 8001ea4:	4626      	mov	r6, r4
  while (millis() - pre_time < 1000)
 8001ea6:	f000 f877 	bl	8001f98 <millis>
 8001eaa:	1b40      	subs	r0, r0, r5
 8001eac:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001eb0:	d235      	bcs.n	8001f1e <sequenceCalibration+0x9a>
    if (millis() - adc_time >= 1)
 8001eb2:	f000 f871 	bl	8001f98 <millis>
 8001eb6:	42a0      	cmp	r0, r4
 8001eb8:	d0f5      	beq.n	8001ea6 <sequenceCalibration+0x22>
      adc_time = millis();
 8001eba:	f000 f86d 	bl	8001f98 <millis>
 8001ebe:	4604      	mov	r4, r0
      if (cnt < 500)
 8001ec0:	f5b6 7ffa 	cmp.w	r6, #500	@ 0x1f4
 8001ec4:	d201      	bcs.n	8001eca <sequenceCalibration+0x46>
        for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	e025      	b.n	8001f16 <sequenceCalibration+0x92>
        for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001eca:	2300      	movs	r3, #0
 8001ecc:	2b04      	cmp	r3, #4
 8001ece:	d826      	bhi.n	8001f1e <sequenceCalibration+0x9a>
          avg[ch]        = sum[ch] / (cnt + 1);
 8001ed0:	aa0a      	add	r2, sp, #40	@ 0x28
 8001ed2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8001ed6:	f851 2c14 	ldr.w	r2, [r1, #-20]
 8001eda:	1c70      	adds	r0, r6, #1
 8001edc:	fbb2 f2f0 	udiv	r2, r2, r0
 8001ee0:	f841 2c28 	str.w	r2, [r1, #-40]
          adc_offset[ch] = avg[ch];
 8001ee4:	490f      	ldr	r1, [pc, #60]	@ (8001f24 <sequenceCalibration+0xa0>)
 8001ee6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8001eea:	ee07 2a90 	vmov	s15, r2
 8001eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ef2:	edc1 7a00 	vstr	s15, [r1]
        for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	e7e7      	b.n	8001ecc <sequenceCalibration+0x48>
          sum[ch] += adc_value[ch];
 8001efc:	aa0a      	add	r2, sp, #40	@ 0x28
 8001efe:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8001f02:	f851 2c14 	ldr.w	r2, [r1, #-20]
 8001f06:	4808      	ldr	r0, [pc, #32]	@ (8001f28 <sequenceCalibration+0xa4>)
 8001f08:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8001f0c:	4402      	add	r2, r0
 8001f0e:	f841 2c14 	str.w	r2, [r1, #-20]
        for (uint8_t ch = 0; ch < adc_ch_max; ch++)
 8001f12:	3301      	adds	r3, #1
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b04      	cmp	r3, #4
 8001f18:	d9f0      	bls.n	8001efc <sequenceCalibration+0x78>
        cnt++;
 8001f1a:	3601      	adds	r6, #1
 8001f1c:	e7c3      	b.n	8001ea6 <sequenceCalibration+0x22>
}
 8001f1e:	b00a      	add	sp, #40	@ 0x28
 8001f20:	bd70      	pop	{r4, r5, r6, pc}
 8001f22:	bf00      	nop
 8001f24:	20000008 	.word	0x20000008
 8001f28:	200010f8 	.word	0x200010f8

08001f2c <sequenceInit>:
{
 8001f2c:	b570      	push	{r4, r5, r6, lr}
  is_init = true;
 8001f2e:	2401      	movs	r4, #1
 8001f30:	4b0e      	ldr	r3, [pc, #56]	@ (8001f6c <sequenceInit+0x40>)
 8001f32:	701c      	strb	r4, [r3, #0]
  iscli   = false;
 8001f34:	2600      	movs	r6, #0
 8001f36:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <sequenceInit+0x44>)
 8001f38:	701e      	strb	r6, [r3, #0]
  isalgo  = true;
 8001f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f74 <sequenceInit+0x48>)
 8001f3c:	701c      	strb	r4, [r3, #0]
  qbufferCreateBySize(&value_queue, (uint8_t *)queue_buffer, sizeof(value_buf_t), value_num);
 8001f3e:	230a      	movs	r3, #10
 8001f40:	2212      	movs	r2, #18
 8001f42:	490d      	ldr	r1, [pc, #52]	@ (8001f78 <sequenceInit+0x4c>)
 8001f44:	480d      	ldr	r0, [pc, #52]	@ (8001f7c <sequenceInit+0x50>)
 8001f46:	f000 f834 	bl	8001fb2 <qbufferCreateBySize>
  HAL_TIM_Base_Start_IT(&htim1);
 8001f4a:	4d0d      	ldr	r5, [pc, #52]	@ (8001f80 <sequenceInit+0x54>)
 8001f4c:	4628      	mov	r0, r5
 8001f4e:	f006 f91d 	bl	800818c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001f52:	4631      	mov	r1, r6
 8001f54:	4628      	mov	r0, r5
 8001f56:	f006 fcdf 	bl	8008918 <HAL_TIM_PWM_Start>
  cliAdd("seq", cliSequence);  
 8001f5a:	490a      	ldr	r1, [pc, #40]	@ (8001f84 <sequenceInit+0x58>)
 8001f5c:	480a      	ldr	r0, [pc, #40]	@ (8001f88 <sequenceInit+0x5c>)
 8001f5e:	f001 feef 	bl	8003d40 <cliAdd>
  sequenceCalibration();
 8001f62:	f7ff ff8f 	bl	8001e84 <sequenceCalibration>
}
 8001f66:	4620      	mov	r0, r4
 8001f68:	bd70      	pop	{r4, r5, r6, pc}
 8001f6a:	bf00      	nop
 8001f6c:	2000110c 	.word	0x2000110c
 8001f70:	200002a9 	.word	0x200002a9
 8001f74:	200002a8 	.word	0x200002a8
 8001f78:	200002cc 	.word	0x200002cc
 8001f7c:	200002b8 	.word	0x200002b8
 8001f80:	2000682c 	.word	0x2000682c
 8001f84:	080017e9 	.word	0x080017e9
 8001f88:	0800ee78 	.word	0x0800ee78

08001f8c <bspInit>:


bool bspInit(void)
{
  return true;
}
 8001f8c:	2001      	movs	r0, #1
 8001f8e:	4770      	bx	lr

08001f90 <delay>:

void delay(uint32_t ms)
{
 8001f90:	b508      	push	{r3, lr}
  HAL_Delay(ms);
 8001f92:	f002 fead 	bl	8004cf0 <HAL_Delay>
}
 8001f96:	bd08      	pop	{r3, pc}

08001f98 <millis>:

uint32_t millis(void)
{
 8001f98:	b508      	push	{r3, lr}
  return HAL_GetTick();
 8001f9a:	f002 fea3 	bl	8004ce4 <HAL_GetTick>
}
 8001f9e:	bd08      	pop	{r3, pc}

08001fa0 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8001fa0:	4603      	mov	r3, r0
  bool ret = true;

  p_node->in    = 0;
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	6018      	str	r0, [r3, #0]
  p_node->out   = 0;
 8001fa6:	6058      	str	r0, [r3, #4]
  p_node->len   = length;
 8001fa8:	609a      	str	r2, [r3, #8]
  p_node->size  = 1;
 8001faa:	2001      	movs	r0, #1
 8001fac:	60d8      	str	r0, [r3, #12]
  p_node->p_buf = p_buf;
 8001fae:	6119      	str	r1, [r3, #16]

  return ret;
}
 8001fb0:	4770      	bx	lr

08001fb2 <qbufferCreateBySize>:

bool qbufferCreateBySize(qbuffer_t *p_node, uint8_t *p_buf, uint32_t size, uint32_t length)
{
 8001fb2:	b410      	push	{r4}
  bool ret = true;

  p_node->in    = 0;
 8001fb4:	2400      	movs	r4, #0
 8001fb6:	6004      	str	r4, [r0, #0]
  p_node->out   = 0;
 8001fb8:	6044      	str	r4, [r0, #4]
  p_node->len   = length;
 8001fba:	6083      	str	r3, [r0, #8]
  p_node->size  = size;
 8001fbc:	60c2      	str	r2, [r0, #12]
  p_node->p_buf = p_buf;
 8001fbe:	6101      	str	r1, [r0, #16]

  return ret;
}
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <qbufferWrite>:

bool qbufferWrite(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8001fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
  bool ret = true;
  uint32_t next_in;


  for (int i=0; i<length; i++)
 8001fca:	2700      	movs	r7, #0
 8001fcc:	e00c      	b.n	8001fe8 <qbufferWrite+0x20>
        uint8_t *p_buf;

        p_buf = &p_node->p_buf[p_node->in*p_node->size];
        for (int j=0; j<p_node->size; j++)
        {
          p_buf[j] = p_data[j];
 8001fce:	eb0c 0503 	add.w	r5, ip, r3
 8001fd2:	f811 e003 	ldrb.w	lr, [r1, r3]
 8001fd6:	f806 e005 	strb.w	lr, [r6, r5]
        for (int j=0; j<p_node->size; j++)
 8001fda:	3301      	adds	r3, #1
 8001fdc:	68c5      	ldr	r5, [r0, #12]
 8001fde:	429d      	cmp	r5, r3
 8001fe0:	d8f5      	bhi.n	8001fce <qbufferWrite+0x6>
        }
        p_data += p_node->size;
 8001fe2:	4429      	add	r1, r5
      }
      p_node->in = next_in;
 8001fe4:	6004      	str	r4, [r0, #0]
  for (int i=0; i<length; i++)
 8001fe6:	3701      	adds	r7, #1
 8001fe8:	4297      	cmp	r7, r2
 8001fea:	d213      	bcs.n	8002014 <qbufferWrite+0x4c>
    next_in = (p_node->in + 1) % p_node->len;
 8001fec:	6805      	ldr	r5, [r0, #0]
 8001fee:	1c6b      	adds	r3, r5, #1
 8001ff0:	6884      	ldr	r4, [r0, #8]
 8001ff2:	fbb3 f6f4 	udiv	r6, r3, r4
 8001ff6:	fb04 3416 	mls	r4, r4, r6, r3
    if (next_in != p_node->out)
 8001ffa:	6843      	ldr	r3, [r0, #4]
 8001ffc:	42a3      	cmp	r3, r4
 8001ffe:	d00b      	beq.n	8002018 <qbufferWrite+0x50>
      if (p_node->p_buf != NULL && p_data != NULL)
 8002000:	6906      	ldr	r6, [r0, #16]
 8002002:	2e00      	cmp	r6, #0
 8002004:	d0ee      	beq.n	8001fe4 <qbufferWrite+0x1c>
 8002006:	2900      	cmp	r1, #0
 8002008:	d0ec      	beq.n	8001fe4 <qbufferWrite+0x1c>
        p_buf = &p_node->p_buf[p_node->in*p_node->size];
 800200a:	68c3      	ldr	r3, [r0, #12]
 800200c:	fb03 fc05 	mul.w	ip, r3, r5
        for (int j=0; j<p_node->size; j++)
 8002010:	2300      	movs	r3, #0
 8002012:	e7e3      	b.n	8001fdc <qbufferWrite+0x14>
  bool ret = true;
 8002014:	2001      	movs	r0, #1
      break;
    }
  }

  return ret;
}
 8002016:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ret = false;
 8002018:	2000      	movs	r0, #0
 800201a:	e7fc      	b.n	8002016 <qbufferWrite+0x4e>

0800201c <qbufferRead>:

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 800201c:	b570      	push	{r4, r5, r6, lr}
 800201e:	460c      	mov	r4, r1
 8002020:	4616      	mov	r6, r2
  bool ret = true;


  for (int i=0; i<length; i++)
 8002022:	2500      	movs	r5, #0
 8002024:	e016      	b.n	8002054 <qbufferRead+0x38>
      uint8_t *p_buf;

      p_buf = &p_node->p_buf[p_node->out*p_node->size];
      for (int j=0; j<p_node->size; j++)
      {
        p_data[j] = p_buf[j];
 8002026:	eb01 0c0e 	add.w	ip, r1, lr
 800202a:	f81c c003 	ldrb.w	ip, [ip, r3]
 800202e:	f804 c003 	strb.w	ip, [r4, r3]
      for (int j=0; j<p_node->size; j++)
 8002032:	3301      	adds	r3, #1
 8002034:	68c2      	ldr	r2, [r0, #12]
 8002036:	429a      	cmp	r2, r3
 8002038:	d8f5      	bhi.n	8002026 <qbufferRead+0xa>
      }

      p_data += p_node->size;
 800203a:	4414      	add	r4, r2
    }

    if (p_node->out != p_node->in)
 800203c:	6843      	ldr	r3, [r0, #4]
 800203e:	6802      	ldr	r2, [r0, #0]
 8002040:	4293      	cmp	r3, r2
 8002042:	d016      	beq.n	8002072 <qbufferRead+0x56>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 8002044:	3301      	adds	r3, #1
 8002046:	6882      	ldr	r2, [r0, #8]
 8002048:	fbb3 f1f2 	udiv	r1, r3, r2
 800204c:	fb02 3311 	mls	r3, r2, r1, r3
 8002050:	6043      	str	r3, [r0, #4]
  for (int i=0; i<length; i++)
 8002052:	3501      	adds	r5, #1
 8002054:	42b5      	cmp	r5, r6
 8002056:	d20a      	bcs.n	800206e <qbufferRead+0x52>
    if (p_node->p_buf != NULL && p_data != NULL)
 8002058:	6901      	ldr	r1, [r0, #16]
 800205a:	2900      	cmp	r1, #0
 800205c:	d0ee      	beq.n	800203c <qbufferRead+0x20>
 800205e:	2c00      	cmp	r4, #0
 8002060:	d0ec      	beq.n	800203c <qbufferRead+0x20>
      p_buf = &p_node->p_buf[p_node->out*p_node->size];
 8002062:	6843      	ldr	r3, [r0, #4]
 8002064:	68c2      	ldr	r2, [r0, #12]
 8002066:	fb02 fe03 	mul.w	lr, r2, r3
      for (int j=0; j<p_node->size; j++)
 800206a:	2300      	movs	r3, #0
 800206c:	e7e2      	b.n	8002034 <qbufferRead+0x18>
  bool ret = true;
 800206e:	2001      	movs	r0, #1
      break;
    }
  }

  return ret;
}
 8002070:	bd70      	pop	{r4, r5, r6, pc}
      ret = false;
 8002072:	2000      	movs	r0, #0
 8002074:	e7fc      	b.n	8002070 <qbufferRead+0x54>

08002076 <qbufferAvailable>:
uint32_t qbufferAvailable(qbuffer_t *p_node)
{
  uint32_t ret;


  ret = (p_node->len + p_node->in - p_node->out) % p_node->len;
 8002076:	6882      	ldr	r2, [r0, #8]
 8002078:	6803      	ldr	r3, [r0, #0]
 800207a:	4413      	add	r3, r2
 800207c:	6841      	ldr	r1, [r0, #4]
 800207e:	1a5b      	subs	r3, r3, r1
 8002080:	fbb3 f0f2 	udiv	r0, r3, r2

  return ret;
}
 8002084:	fb02 3010 	mls	r0, r2, r0, r3
 8002088:	4770      	bx	lr
	...

0800208c <cliAdc>:

}

#ifdef _USE_HW_ADC
void cliAdc(cli_args_t *args)
{
 800208c:	b508      	push	{r3, lr}
  bool ret = false;

  if (args->argc == 1 && args->isStr(0, "info") == true)
 800208e:	8803      	ldrh	r3, [r0, #0]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d10e      	bne.n	80020b2 <cliAdc+0x26>
 8002094:	6943      	ldr	r3, [r0, #20]
 8002096:	4909      	ldr	r1, [pc, #36]	@ (80020bc <cliAdc+0x30>)
 8002098:	2000      	movs	r0, #0
 800209a:	4798      	blx	r3
 800209c:	b148      	cbz	r0, 80020b2 <cliAdc+0x26>
  {
    cliPrintf("adc init : %s\n", is_init ? "OK" : "NG");
 800209e:	4b08      	ldr	r3, [pc, #32]	@ (80020c0 <cliAdc+0x34>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	b123      	cbz	r3, 80020ae <cliAdc+0x22>
 80020a4:	4907      	ldr	r1, [pc, #28]	@ (80020c4 <cliAdc+0x38>)
 80020a6:	4808      	ldr	r0, [pc, #32]	@ (80020c8 <cliAdc+0x3c>)
 80020a8:	f001 fc28 	bl	80038fc <cliPrintf>
    ret = true;
  }

  if (ret != true)
 80020ac:	e004      	b.n	80020b8 <cliAdc+0x2c>
    cliPrintf("adc init : %s\n", is_init ? "OK" : "NG");
 80020ae:	4907      	ldr	r1, [pc, #28]	@ (80020cc <cliAdc+0x40>)
 80020b0:	e7f9      	b.n	80020a6 <cliAdc+0x1a>
  {
    cliPrintf("adc info\n");
 80020b2:	4807      	ldr	r0, [pc, #28]	@ (80020d0 <cliAdc+0x44>)
 80020b4:	f001 fc22 	bl	80038fc <cliPrintf>
  }
}
 80020b8:	bd08      	pop	{r3, pc}
 80020ba:	bf00      	nop
 80020bc:	0800ebc8 	.word	0x0800ebc8
 80020c0:	2000110d 	.word	0x2000110d
 80020c4:	0800ebc0 	.word	0x0800ebc0
 80020c8:	0800ee7c 	.word	0x0800ee7c
 80020cc:	0800ebc4 	.word	0x0800ebc4
 80020d0:	0800ee8c 	.word	0x0800ee8c

080020d4 <adcInit>:
{
 80020d4:	b538      	push	{r3, r4, r5, lr}
  is_init = true;
 80020d6:	2401      	movs	r4, #1
 80020d8:	4b09      	ldr	r3, [pc, #36]	@ (8002100 <adcInit+0x2c>)
 80020da:	701c      	strb	r4, [r3, #0]
  HAL_TIM_Base_Start(&htim8); //ADC TIM8
 80020dc:	4809      	ldr	r0, [pc, #36]	@ (8002104 <adcInit+0x30>)
 80020de:	f006 f80f 	bl	8008100 <HAL_TIM_Base_Start>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80020e2:	4d09      	ldr	r5, [pc, #36]	@ (8002108 <adcInit+0x34>)
 80020e4:	217f      	movs	r1, #127	@ 0x7f
 80020e6:	4628      	mov	r0, r5
 80020e8:	f003 fd10 	bl	8005b0c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc1);
 80020ec:	4628      	mov	r0, r5
 80020ee:	f003 fbdf 	bl	80058b0 <HAL_ADC_Start_IT>
 cliAdd("adc", cliAdc);
 80020f2:	4906      	ldr	r1, [pc, #24]	@ (800210c <adcInit+0x38>)
 80020f4:	4806      	ldr	r0, [pc, #24]	@ (8002110 <adcInit+0x3c>)
 80020f6:	f001 fe23 	bl	8003d40 <cliAdd>
}
 80020fa:	4620      	mov	r0, r4
 80020fc:	bd38      	pop	{r3, r4, r5, pc}
 80020fe:	bf00      	nop
 8002100:	2000110d 	.word	0x2000110d
 8002104:	20006748 	.word	0x20006748
 8002108:	20005e04 	.word	0x20005e04
 800210c:	0800208d 	.word	0x0800208d
 8002110:	0800ee98 	.word	0x0800ee98

08002114 <cliDac>:
  
}

#ifdef _USE_HW_DAC
void cliDac(cli_args_t *args)
{
 8002114:	b508      	push	{r3, lr}
  bool ret = false;

  if (args->argc == 1 && args->isStr(0, "info") == true)
 8002116:	8803      	ldrh	r3, [r0, #0]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d10e      	bne.n	800213a <cliDac+0x26>
 800211c:	6943      	ldr	r3, [r0, #20]
 800211e:	4909      	ldr	r1, [pc, #36]	@ (8002144 <cliDac+0x30>)
 8002120:	2000      	movs	r0, #0
 8002122:	4798      	blx	r3
 8002124:	b148      	cbz	r0, 800213a <cliDac+0x26>
  {
    cliPrintf("dac init : %s\n", is_init ? "OK" : "NG");
 8002126:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <cliDac+0x34>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	b123      	cbz	r3, 8002136 <cliDac+0x22>
 800212c:	4907      	ldr	r1, [pc, #28]	@ (800214c <cliDac+0x38>)
 800212e:	4808      	ldr	r0, [pc, #32]	@ (8002150 <cliDac+0x3c>)
 8002130:	f001 fbe4 	bl	80038fc <cliPrintf>
    ret = true;
  }

  if (ret != true)
 8002134:	e004      	b.n	8002140 <cliDac+0x2c>
    cliPrintf("dac init : %s\n", is_init ? "OK" : "NG");
 8002136:	4907      	ldr	r1, [pc, #28]	@ (8002154 <cliDac+0x40>)
 8002138:	e7f9      	b.n	800212e <cliDac+0x1a>
  {
    cliPrintf("dac info\n");
 800213a:	4807      	ldr	r0, [pc, #28]	@ (8002158 <cliDac+0x44>)
 800213c:	f001 fbde 	bl	80038fc <cliPrintf>
  }
}
 8002140:	bd08      	pop	{r3, pc}
 8002142:	bf00      	nop
 8002144:	0800ebc8 	.word	0x0800ebc8
 8002148:	2000110e 	.word	0x2000110e
 800214c:	0800ebc0 	.word	0x0800ebc0
 8002150:	0800ee9c 	.word	0x0800ee9c
 8002154:	0800ebc4 	.word	0x0800ebc4
 8002158:	0800eeac 	.word	0x0800eeac

0800215c <dacInit>:
{
 800215c:	b510      	push	{r4, lr}
  is_init = true;
 800215e:	2401      	movs	r4, #1
 8002160:	4b07      	ldr	r3, [pc, #28]	@ (8002180 <dacInit+0x24>)
 8002162:	701c      	strb	r4, [r3, #0]
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8002164:	2100      	movs	r1, #0
 8002166:	4807      	ldr	r0, [pc, #28]	@ (8002184 <dacInit+0x28>)
 8002168:	f003 feb2 	bl	8005ed0 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac2, DAC1_CHANNEL_1);
 800216c:	2100      	movs	r1, #0
 800216e:	4806      	ldr	r0, [pc, #24]	@ (8002188 <dacInit+0x2c>)
 8002170:	f003 feae 	bl	8005ed0 <HAL_DAC_Start>
  cliAdd("dac", cliDac);
 8002174:	4905      	ldr	r1, [pc, #20]	@ (800218c <dacInit+0x30>)
 8002176:	4806      	ldr	r0, [pc, #24]	@ (8002190 <dacInit+0x34>)
 8002178:	f001 fde2 	bl	8003d40 <cliAdd>
}
 800217c:	4620      	mov	r0, r4
 800217e:	bd10      	pop	{r4, pc}
 8002180:	2000110e 	.word	0x2000110e
 8002184:	20006574 	.word	0x20006574
 8002188:	20006560 	.word	0x20006560
 800218c:	08002115 	.word	0x08002115
 8002190:	0800eeb8 	.word	0x0800eeb8

08002194 <i2cInit>:




bool i2cInit(void)
{
 8002194:	b508      	push	{r3, lr}

#ifdef _USE_HW_RTOS
 mutex_lock = xSemaphoreCreateMutex();
#endif

 for (i=0; i<I2C_MAX_CH; i++)
 8002196:	2300      	movs	r3, #0
 8002198:	b133      	cbz	r3, 80021a8 <i2cInit+0x14>
   i2c_timeout[i] = 10;
   i2c_errcount[i] = 0;
   is_begin[i] = false;
 }

 logPrintf("[OK] i2cInit()\n");
 800219a:	4809      	ldr	r0, [pc, #36]	@ (80021c0 <i2cInit+0x2c>)
 800219c:	f002 f8b4 	bl	8004308 <logPrintf>

#if CLI_USE(HW_I2C)
 cliAdd("i2c", cliI2C);
#endif

 is_init = true;
 80021a0:	2001      	movs	r0, #1
 80021a2:	4b08      	ldr	r3, [pc, #32]	@ (80021c4 <i2cInit+0x30>)
 80021a4:	7018      	strb	r0, [r3, #0]
 return true;
}
 80021a6:	bd08      	pop	{r3, pc}
   i2c_timeout[i] = 10;
 80021a8:	4a07      	ldr	r2, [pc, #28]	@ (80021c8 <i2cInit+0x34>)
 80021aa:	210a      	movs	r1, #10
 80021ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   i2c_errcount[i] = 0;
 80021b0:	2200      	movs	r2, #0
 80021b2:	4906      	ldr	r1, [pc, #24]	@ (80021cc <i2cInit+0x38>)
 80021b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   is_begin[i] = false;
 80021b8:	4905      	ldr	r1, [pc, #20]	@ (80021d0 <i2cInit+0x3c>)
 80021ba:	54ca      	strb	r2, [r1, r3]
 for (i=0; i<I2C_MAX_CH; i++)
 80021bc:	3301      	adds	r3, #1
 80021be:	e7eb      	b.n	8002198 <i2cInit+0x4>
 80021c0:	0800eebc 	.word	0x0800eebc
 80021c4:	20001111 	.word	0x20001111
 80021c8:	20001118 	.word	0x20001118
 80021cc:	20001114 	.word	0x20001114
 80021d0:	20001110 	.word	0x20001110

080021d4 <i2cBegin>:
}

bool i2cBegin(uint8_t ch, uint32_t freq_khz)
{
 return true;
}
 80021d4:	2001      	movs	r0, #1
 80021d6:	4770      	bx	lr

080021d8 <i2cIsDeviceReady>:
 HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, _DEF_HIGH);
 unLock();
}

bool i2cIsDeviceReady(uint8_t ch, uint8_t dev_addr)
{
 80021d8:	b510      	push	{r4, lr}
 bool ret = false;

 lock();
 if (HAL_I2C_IsDeviceReady(i2c_tbl[ch].p_i2c, dev_addr << 1, 10, 10) == HAL_OK)
 80021da:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80021de:	230a      	movs	r3, #10
 80021e0:	461a      	mov	r2, r3
 80021e2:	0049      	lsls	r1, r1, #1
 80021e4:	4c05      	ldr	r4, [pc, #20]	@ (80021fc <i2cIsDeviceReady+0x24>)
 80021e6:	f854 0030 	ldr.w	r0, [r4, r0, lsl #3]
 80021ea:	f004 fea8 	bl	8006f3e <HAL_I2C_IsDeviceReady>
 80021ee:	b910      	cbnz	r0, 80021f6 <i2cIsDeviceReady+0x1e>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80021f0:	b662      	cpsie	i
 {
   __enable_irq();
   ret = true;
 80021f2:	2001      	movs	r0, #1
 }
 unLock();

 return ret;
}
 80021f4:	bd10      	pop	{r4, pc}
 bool ret = false;
 80021f6:	2000      	movs	r0, #0
 80021f8:	e7fc      	b.n	80021f4 <i2cIsDeviceReady+0x1c>
 80021fa:	bf00      	nop
 80021fc:	0800eecc 	.word	0x0800eecc

08002200 <i2cWriteBytes>:
{
 #if 1
 bool ret;
 HAL_StatusTypeDef i2c_ret;

 if (ch >= I2C_MAX_CH)
 8002200:	b108      	cbz	r0, 8002206 <i2cWriteBytes+0x6>
 {
   return false;
 8002202:	2000      	movs	r0, #0

 return ret;
 #else
 return false;
 #endif
}
 8002204:	4770      	bx	lr
{
 8002206:	b500      	push	{lr}
 8002208:	b085      	sub	sp, #20
 i2c_ret = HAL_I2C_Mem_Write(i2c_tbl[ch].p_i2c, (uint16_t)(dev_addr << 1), reg_addr, I2C_MEMADD_SIZE_8BIT, p_data, length, timeout);
 800220a:	0049      	lsls	r1, r1, #1
 800220c:	b289      	uxth	r1, r1
 800220e:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8002212:	9807      	ldr	r0, [sp, #28]
 8002214:	9002      	str	r0, [sp, #8]
 8002216:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800221a:	9001      	str	r0, [sp, #4]
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2301      	movs	r3, #1
 8002220:	4805      	ldr	r0, [pc, #20]	@ (8002238 <i2cWriteBytes+0x38>)
 8002222:	f850 003c 	ldr.w	r0, [r0, ip, lsl #3]
 8002226:	f004 fdb6 	bl	8006d96 <HAL_I2C_Mem_Write>
 if(i2c_ret == HAL_OK)
 800222a:	b918      	cbnz	r0, 8002234 <i2cWriteBytes+0x34>
   ret = true;
 800222c:	2001      	movs	r0, #1
}
 800222e:	b005      	add	sp, #20
 8002230:	f85d fb04 	ldr.w	pc, [sp], #4
   ret = false;
 8002234:	2000      	movs	r0, #0
 8002236:	e7fa      	b.n	800222e <i2cWriteBytes+0x2e>
 8002238:	0800eecc 	.word	0x0800eecc

0800223c <i2cWriteByte>:
{
 800223c:	b500      	push	{lr}
 800223e:	b085      	sub	sp, #20
 8002240:	f88d 300f 	strb.w	r3, [sp, #15]
 return i2cWriteBytes(ch, dev_addr, reg_addr, &data, 1, timeout);
 8002244:	9b06      	ldr	r3, [sp, #24]
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	2301      	movs	r3, #1
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	f10d 030f 	add.w	r3, sp, #15
 8002250:	f7ff ffd6 	bl	8002200 <i2cWriteBytes>
}
 8002254:	b005      	add	sp, #20
 8002256:	f85d fb04 	ldr.w	pc, [sp], #4

0800225a <I2C1_EV_IRQHandler>:


void I2C1_EV_IRQHandler(void)
{
 return;
}
 800225a:	4770      	bx	lr

0800225c <TransferDoneISR>:
#ifdef _USE_HW_CLI
static void cliLcd(cli_args_t *args);
#endif

void TransferDoneISR(void)
{
 800225c:	b538      	push	{r3, r4, r5, lr}
  fps_time = millis() - fps_pre_time;
 800225e:	f7ff fe9b 	bl	8001f98 <millis>
 8002262:	4d0e      	ldr	r5, [pc, #56]	@ (800229c <TransferDoneISR+0x40>)
 8002264:	682b      	ldr	r3, [r5, #0]
 8002266:	1ac0      	subs	r0, r0, r3
 8002268:	4c0d      	ldr	r4, [pc, #52]	@ (80022a0 <TransferDoneISR+0x44>)
 800226a:	6020      	str	r0, [r4, #0]
  fps_pre_time = millis();
 800226c:	f7ff fe94 	bl	8001f98 <millis>
 8002270:	6028      	str	r0, [r5, #0]
  draw_frame_time = millis() - draw_pre_time;
 8002272:	f7ff fe91 	bl	8001f98 <millis>
 8002276:	4b0b      	ldr	r3, [pc, #44]	@ (80022a4 <TransferDoneISR+0x48>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	1ac0      	subs	r0, r0, r3
 800227c:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <TransferDoneISR+0x4c>)
 800227e:	6018      	str	r0, [r3, #0]

  if (fps_time > 0)
 8002280:	6823      	ldr	r3, [r4, #0]
 8002282:	b133      	cbz	r3, 8002292 <TransferDoneISR+0x36>
  {
    fps_count = 1000 / fps_time;
 8002284:	6822      	ldr	r2, [r4, #0]
 8002286:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800228a:	fbb3 f3f2 	udiv	r3, r3, r2
 800228e:	4a07      	ldr	r2, [pc, #28]	@ (80022ac <TransferDoneISR+0x50>)
 8002290:	6013      	str	r3, [r2, #0]
  }

  lcd_request_draw = false;
 8002292:	4b07      	ldr	r3, [pc, #28]	@ (80022b0 <TransferDoneISR+0x54>)
 8002294:	2200      	movs	r2, #0
 8002296:	701a      	strb	r2, [r3, #0]
}
 8002298:	bd38      	pop	{r3, r4, r5, pc}
 800229a:	bf00      	nop
 800229c:	20005154 	.word	0x20005154
 80022a0:	20005150 	.word	0x20005150
 80022a4:	20005148 	.word	0x20005148
 80022a8:	20005144 	.word	0x20005144
 80022ac:	2000514c 	.word	0x2000514c
 80022b0:	20005158 	.word	0x20005158

080022b4 <lcdDrawPixel>:
  return p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos];
}

LCD_OPT_DEF void lcdDrawPixel(int16_t x_pos, int16_t y_pos, uint32_t rgb_code)
{
  if (x_pos < 0 || x_pos >= LCD_WIDTH) return;
 80022b4:	b283      	uxth	r3, r0
 80022b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80022b8:	d808      	bhi.n	80022cc <lcdDrawPixel+0x18>
  if (y_pos < 0 || y_pos >= LCD_HEIGHT) return;
 80022ba:	b28b      	uxth	r3, r1
 80022bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80022be:	d805      	bhi.n	80022cc <lcdDrawPixel+0x18>

  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
 80022c0:	4b03      	ldr	r3, [pc, #12]	@ (80022d0 <lcdDrawPixel+0x1c>)
 80022c2:	eb00 10c1 	add.w	r0, r0, r1, lsl #7
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	20005140 	.word	0x20005140

080022d4 <disEngFont>:
     }
   }
 }

void disEngFont(int x, int y, char ch, lcd_font_t *font, uint16_t textcolor)
{
 80022d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d8:	4681      	mov	r9, r0
 80022da:	4688      	mov	r8, r1
 80022dc:	4693      	mov	fp, r2
 80022de:	461d      	mov	r5, r3
 80022e0:	f8bd a028 	ldrh.w	sl, [sp, #40]	@ 0x28
  uint32_t i, b, j;


  // We gaan door het font
  for (i = 0; i < font->height; i++)
 80022e4:	2700      	movs	r7, #0
 80022e6:	e013      	b.n	8002310 <disEngFont+0x3c>
  {
    b = font->data[(ch - 32) * font->height + i];
    for (j = 0; j < font->width; j++)
 80022e8:	3401      	adds	r4, #1
 80022ea:	782b      	ldrb	r3, [r5, #0]
 80022ec:	42a3      	cmp	r3, r4
 80022ee:	d90e      	bls.n	800230e <disEngFont+0x3a>
    {
      if ((b << j) & 0x8000)
 80022f0:	fa06 f304 	lsl.w	r3, r6, r4
 80022f4:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80022f8:	d0f6      	beq.n	80022e8 <disEngFont+0x14>
      {
        lcdDrawPixel(x + j, (y + i), textcolor);
 80022fa:	eb09 0004 	add.w	r0, r9, r4
 80022fe:	eb08 0107 	add.w	r1, r8, r7
 8002302:	4652      	mov	r2, sl
 8002304:	b209      	sxth	r1, r1
 8002306:	b200      	sxth	r0, r0
 8002308:	f7ff ffd4 	bl	80022b4 <lcdDrawPixel>
 800230c:	e7ec      	b.n	80022e8 <disEngFont+0x14>
  for (i = 0; i < font->height; i++)
 800230e:	3701      	adds	r7, #1
 8002310:	786a      	ldrb	r2, [r5, #1]
 8002312:	42ba      	cmp	r2, r7
 8002314:	d908      	bls.n	8002328 <disEngFont+0x54>
    b = font->data[(ch - 32) * font->height + i];
 8002316:	6869      	ldr	r1, [r5, #4]
 8002318:	f1ab 0320 	sub.w	r3, fp, #32
 800231c:	fb02 7303 	mla	r3, r2, r3, r7
 8002320:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
    for (j = 0; j < font->width; j++)
 8002324:	2400      	movs	r4, #0
 8002326:	e7e0      	b.n	80022ea <disEngFont+0x16>
      }
    }
  }
}
 8002328:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800232c <disHanFont>:
 {
 800232c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002330:	b083      	sub	sp, #12
 8002332:	4607      	mov	r7, r0
 8002334:	4688      	mov	r8, r1
 8002336:	9201      	str	r2, [sp, #4]
 8002338:	4699      	mov	r9, r3
   uint16_t  FontSize = FontPtr->Size_Char;
 800233a:	f8b2 c002 	ldrh.w	ip, [r2, #2]
   if (FontSize > 2)
 800233e:	f1bc 0f02 	cmp.w	ip, #2
 8002342:	d901      	bls.n	8002348 <disHanFont+0x1c>
     FontSize = 2;
 8002344:	f04f 0c02 	mov.w	ip, #2
   for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8002348:	f04f 0a00 	mov.w	sl, #0
 800234c:	46d3      	mov	fp, sl
 800234e:	e02a      	b.n	80023a6 <disHanFont+0x7a>
         index_x++;
 8002350:	3501      	adds	r5, #1
 8002352:	b2ad      	uxth	r5, r5
       for( Loop=0; Loop<8; Loop++ )
 8002354:	3401      	adds	r4, #1
 8002356:	b2a4      	uxth	r4, r4
 8002358:	2c07      	cmp	r4, #7
 800235a:	d80d      	bhi.n	8002378 <disHanFont+0x4c>
         if( (font_data<<Loop) & (0x80))
 800235c:	fa06 f304 	lsl.w	r3, r6, r4
 8002360:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002364:	d0f4      	beq.n	8002350 <disHanFont+0x24>
           lcdDrawPixel(x + index_x, y + i, textcolor);
 8002366:	19e8      	adds	r0, r5, r7
 8002368:	eb0b 0108 	add.w	r1, fp, r8
 800236c:	464a      	mov	r2, r9
 800236e:	b209      	sxth	r1, r1
 8002370:	b200      	sxth	r0, r0
 8002372:	f7ff ff9f 	bl	80022b4 <lcdDrawPixel>
 8002376:	e7eb      	b.n	8002350 <disHanFont+0x24>
     for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8002378:	46d4      	mov	ip, sl
 800237a:	f8dd a000 	ldr.w	sl, [sp]
 800237e:	f10a 0201 	add.w	r2, sl, #1
 8002382:	fa1f fa82 	uxth.w	sl, r2
 8002386:	45e2      	cmp	sl, ip
 8002388:	d209      	bcs.n	800239e <disHanFont+0x72>
       font_data = FontPtr->FontBuffer[i*FontSize +j];
 800238a:	fb0c a30b 	mla	r3, ip, fp, sl
 800238e:	9a01      	ldr	r2, [sp, #4]
 8002390:	4413      	add	r3, r2
 8002392:	799e      	ldrb	r6, [r3, #6]
       for( Loop=0; Loop<8; Loop++ )
 8002394:	2400      	movs	r4, #0
 8002396:	f8cd a000 	str.w	sl, [sp]
 800239a:	46e2      	mov	sl, ip
 800239c:	e7dc      	b.n	8002358 <disHanFont+0x2c>
   for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 800239e:	f10b 0201 	add.w	r2, fp, #1
 80023a2:	fa1f fb82 	uxth.w	fp, r2
 80023a6:	f1bb 0f0f 	cmp.w	fp, #15
 80023aa:	d802      	bhi.n	80023b2 <disHanFont+0x86>
     index_x = 0;
 80023ac:	2500      	movs	r5, #0
     for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 80023ae:	46aa      	mov	sl, r5
 80023b0:	e7e9      	b.n	8002386 <disHanFont+0x5a>
 }
 80023b2:	b003      	add	sp, #12
 80023b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080023b8 <lcdGetFps>:
  return fps_count;
 80023b8:	4b01      	ldr	r3, [pc, #4]	@ (80023c0 <lcdGetFps+0x8>)
 80023ba:	6818      	ldr	r0, [r3, #0]
}
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	2000514c 	.word	0x2000514c

080023c4 <lcdDrawAvailable>:
{
 80023c4:	b510      	push	{r4, lr}
  if (draw_fps > 0)
 80023c6:	4b11      	ldr	r3, [pc, #68]	@ (800240c <lcdDrawAvailable+0x48>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	dd17      	ble.n	80023fe <lcdDrawAvailable+0x3a>
    if (!lcd_request_draw && millis()-draw_pre_time >= (1000/draw_fps))
 80023ce:	4b10      	ldr	r3, [pc, #64]	@ (8002410 <lcdDrawAvailable+0x4c>)
 80023d0:	781c      	ldrb	r4, [r3, #0]
 80023d2:	b10c      	cbz	r4, 80023d8 <lcdDrawAvailable+0x14>
  bool ret = false;
 80023d4:	2400      	movs	r4, #0
 80023d6:	e016      	b.n	8002406 <lcdDrawAvailable+0x42>
    if (!lcd_request_draw && millis()-draw_pre_time >= (1000/draw_fps))
 80023d8:	f7ff fdde 	bl	8001f98 <millis>
 80023dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002414 <lcdDrawAvailable+0x50>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	1ac0      	subs	r0, r0, r3
 80023e2:	4b0a      	ldr	r3, [pc, #40]	@ (800240c <lcdDrawAvailable+0x48>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80023ee:	4298      	cmp	r0, r3
 80023f0:	d309      	bcc.n	8002406 <lcdDrawAvailable+0x42>
      draw_pre_time = millis();
 80023f2:	f7ff fdd1 	bl	8001f98 <millis>
 80023f6:	4b07      	ldr	r3, [pc, #28]	@ (8002414 <lcdDrawAvailable+0x50>)
 80023f8:	6018      	str	r0, [r3, #0]
      ret = true;
 80023fa:	2401      	movs	r4, #1
 80023fc:	e003      	b.n	8002406 <lcdDrawAvailable+0x42>
    ret = !lcd_request_draw;
 80023fe:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <lcdDrawAvailable+0x4c>)
 8002400:	781c      	ldrb	r4, [r3, #0]
 8002402:	f084 0401 	eor.w	r4, r4, #1
}
 8002406:	4620      	mov	r0, r4
 8002408:	bd10      	pop	{r4, pc}
 800240a:	bf00      	nop
 800240c:	20000020 	.word	0x20000020
 8002410:	20005158 	.word	0x20005158
 8002414:	20005148 	.word	0x20005148

08002418 <lcdRequestDraw>:
{
 8002418:	b570      	push	{r4, r5, r6, lr}
  if (is_init != true)
 800241a:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <lcdRequestDraw+0x38>)
 800241c:	781c      	ldrb	r4, [r3, #0]
 800241e:	b194      	cbz	r4, 8002446 <lcdRequestDraw+0x2e>
  if (lcd_request_draw == true)
 8002420:	4b0c      	ldr	r3, [pc, #48]	@ (8002454 <lcdRequestDraw+0x3c>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	b98b      	cbnz	r3, 800244a <lcdRequestDraw+0x32>
  lcd.setWindow(0, 0, LCD_WIDTH-1, LCD_HEIGHT-1);
 8002426:	4d0c      	ldr	r5, [pc, #48]	@ (8002458 <lcdRequestDraw+0x40>)
 8002428:	233f      	movs	r3, #63	@ 0x3f
 800242a:	227f      	movs	r2, #127	@ 0x7f
 800242c:	2100      	movs	r1, #0
 800242e:	4608      	mov	r0, r1
 8002430:	68ae      	ldr	r6, [r5, #8]
 8002432:	47b0      	blx	r6
  lcd_request_draw = true;
 8002434:	4b07      	ldr	r3, [pc, #28]	@ (8002454 <lcdRequestDraw+0x3c>)
 8002436:	2201      	movs	r2, #1
 8002438:	701a      	strb	r2, [r3, #0]
  lcd.sendBuffer((uint8_t *)frame_buffer[frame_index], LCD_WIDTH * LCD_HEIGHT, 0);
 800243a:	69eb      	ldr	r3, [r5, #28]
 800243c:	2200      	movs	r2, #0
 800243e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002442:	4806      	ldr	r0, [pc, #24]	@ (800245c <lcdRequestDraw+0x44>)
 8002444:	4798      	blx	r3
}
 8002446:	4620      	mov	r0, r4
 8002448:	bd70      	pop	{r4, r5, r6, pc}
    return false;
 800244a:	2400      	movs	r4, #0
 800244c:	e7fb      	b.n	8002446 <lcdRequestDraw+0x2e>
 800244e:	bf00      	nop
 8002450:	2000515a 	.word	0x2000515a
 8002454:	20005158 	.word	0x20005158
 8002458:	2000515c 	.word	0x2000515c
 800245c:	20001140 	.word	0x20001140

08002460 <lcdUpdateDraw>:
  if (is_init != true)
 8002460:	4b0a      	ldr	r3, [pc, #40]	@ (800248c <lcdUpdateDraw+0x2c>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	b903      	cbnz	r3, 8002468 <lcdUpdateDraw+0x8>
 8002466:	4770      	bx	lr
{
 8002468:	b510      	push	{r4, lr}
  lcdRequestDraw();
 800246a:	f7ff ffd5 	bl	8002418 <lcdRequestDraw>
  pre_time = millis();
 800246e:	f7ff fd93 	bl	8001f98 <millis>
 8002472:	4604      	mov	r4, r0
  while(lcdDrawAvailable() != true)
 8002474:	f7ff ffa6 	bl	80023c4 <lcdDrawAvailable>
 8002478:	b938      	cbnz	r0, 800248a <lcdUpdateDraw+0x2a>
    delay(1);
 800247a:	2001      	movs	r0, #1
 800247c:	f7ff fd88 	bl	8001f90 <delay>
    if (millis()-pre_time >= 100)
 8002480:	f7ff fd8a 	bl	8001f98 <millis>
 8002484:	1b00      	subs	r0, r0, r4
 8002486:	2863      	cmp	r0, #99	@ 0x63
 8002488:	d9f4      	bls.n	8002474 <lcdUpdateDraw+0x14>
}
 800248a:	bd10      	pop	{r4, pc}
 800248c:	2000515a 	.word	0x2000515a

08002490 <lcdGetFrameBuffer>:
}
 8002490:	4b01      	ldr	r3, [pc, #4]	@ (8002498 <lcdGetFrameBuffer+0x8>)
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	20005140 	.word	0x20005140

0800249c <lcdClearBuffer>:
{
 800249c:	b510      	push	{r4, lr}
 800249e:	4604      	mov	r4, r0
  uint16_t *p_buf = lcdGetFrameBuffer();
 80024a0:	f7ff fff6 	bl	8002490 <lcdGetFrameBuffer>
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 80024a4:	2300      	movs	r3, #0
    p_buf[i] = rgb_code;
 80024a6:	b2a1      	uxth	r1, r4
 80024a8:	461a      	mov	r2, r3
 80024aa:	f361 020f 	bfi	r2, r1, #0, #16
 80024ae:	f361 030f 	bfi	r3, r1, #0, #16
 80024b2:	f361 431f 	bfi	r3, r1, #16, #16
 80024b6:	f361 421f 	bfi	r2, r1, #16, #16
 80024ba:	f500 4180 	add.w	r1, r0, #16384	@ 0x4000
 80024be:	6003      	str	r3, [r0, #0]
 80024c0:	6042      	str	r2, [r0, #4]
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 80024c2:	3008      	adds	r0, #8
 80024c4:	4281      	cmp	r1, r0
 80024c6:	d1fa      	bne.n	80024be <lcdClearBuffer+0x22>
}
 80024c8:	bd10      	pop	{r4, pc}
 80024ca:	bf00      	nop

080024cc <lcdDrawLine>:
{
 80024cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024d0:	b083      	sub	sp, #12
 80024d2:	468b      	mov	fp, r1
 80024d4:	4616      	mov	r6, r2
 80024d6:	461c      	mov	r4, r3
 80024d8:	f8bd 8030 	ldrh.w	r8, [sp, #48]	@ 0x30
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80024dc:	1a5a      	subs	r2, r3, r1
 80024de:	ea82 79e2 	eor.w	r9, r2, r2, asr #31
 80024e2:	eba9 79e2 	sub.w	r9, r9, r2, asr #31
 80024e6:	1a31      	subs	r1, r6, r0
 80024e8:	ea81 7ae1 	eor.w	sl, r1, r1, asr #31
 80024ec:	ebaa 7ae1 	sub.w	sl, sl, r1, asr #31
  if (x0 < 0) x0 = 0;
 80024f0:	2800      	cmp	r0, #0
 80024f2:	db29      	blt.n	8002548 <lcdDrawLine+0x7c>
  if (y0 < 0) y0 = 0;
 80024f4:	f1bb 0f00 	cmp.w	fp, #0
 80024f8:	db28      	blt.n	800254c <lcdDrawLine+0x80>
  if (x1 < 0) x1 = 0;
 80024fa:	2e00      	cmp	r6, #0
 80024fc:	db29      	blt.n	8002552 <lcdDrawLine+0x86>
  if (y1 < 0) y1 = 0;
 80024fe:	2c00      	cmp	r4, #0
 8002500:	db29      	blt.n	8002556 <lcdDrawLine+0x8a>
  if (steep)
 8002502:	45d1      	cmp	r9, sl
 8002504:	dc05      	bgt.n	8002512 <lcdDrawLine+0x46>
 8002506:	4623      	mov	r3, r4
 8002508:	4634      	mov	r4, r6
 800250a:	461e      	mov	r6, r3
 800250c:	465b      	mov	r3, fp
 800250e:	4683      	mov	fp, r0
 8002510:	4618      	mov	r0, r3
  if (x0 > x1)
 8002512:	45a3      	cmp	fp, r4
 8002514:	dc05      	bgt.n	8002522 <lcdDrawLine+0x56>
 8002516:	4633      	mov	r3, r6
 8002518:	4606      	mov	r6, r0
 800251a:	4618      	mov	r0, r3
 800251c:	4623      	mov	r3, r4
 800251e:	465c      	mov	r4, fp
 8002520:	469b      	mov	fp, r3
  dx = x1 - x0;
 8002522:	ebab 0504 	sub.w	r5, fp, r4
 8002526:	b2ab      	uxth	r3, r5
 8002528:	9300      	str	r3, [sp, #0]
  dy = abs(y1 - y0);
 800252a:	1b87      	subs	r7, r0, r6
 800252c:	2f00      	cmp	r7, #0
 800252e:	bfb8      	it	lt
 8002530:	427f      	neglt	r7, r7
  int16_t err = dx / 2;
 8002532:	f3c5 33c0 	ubfx	r3, r5, #15, #1
 8002536:	fa03 f585 	sxtah	r5, r3, r5
 800253a:	106d      	asrs	r5, r5, #1
  if (y0 < y1)
 800253c:	4286      	cmp	r6, r0
 800253e:	db29      	blt.n	8002594 <lcdDrawLine+0xc8>
    ystep = -1;
 8002540:	f04f 33ff 	mov.w	r3, #4294967295
 8002544:	9301      	str	r3, [sp, #4]
 8002546:	e014      	b.n	8002572 <lcdDrawLine+0xa6>
  if (x0 < 0) x0 = 0;
 8002548:	2000      	movs	r0, #0
 800254a:	e7d3      	b.n	80024f4 <lcdDrawLine+0x28>
  if (y0 < 0) y0 = 0;
 800254c:	f04f 0b00 	mov.w	fp, #0
 8002550:	e7d3      	b.n	80024fa <lcdDrawLine+0x2e>
  if (x1 < 0) x1 = 0;
 8002552:	2600      	movs	r6, #0
 8002554:	e7d3      	b.n	80024fe <lcdDrawLine+0x32>
  if (y1 < 0) y1 = 0;
 8002556:	2400      	movs	r4, #0
 8002558:	e7d3      	b.n	8002502 <lcdDrawLine+0x36>
      lcdDrawPixel(x0, y0, color);
 800255a:	4642      	mov	r2, r8
 800255c:	4631      	mov	r1, r6
 800255e:	4620      	mov	r0, r4
 8002560:	f7ff fea8 	bl	80022b4 <lcdDrawPixel>
    err -= dy;
 8002564:	1bed      	subs	r5, r5, r7
 8002566:	b2ab      	uxth	r3, r5
 8002568:	b22d      	sxth	r5, r5
    if (err < 0)
 800256a:	2d00      	cmp	r5, #0
 800256c:	db0b      	blt.n	8002586 <lcdDrawLine+0xba>
  for (; x0<=x1; x0++)
 800256e:	3401      	adds	r4, #1
 8002570:	b224      	sxth	r4, r4
 8002572:	455c      	cmp	r4, fp
 8002574:	dc11      	bgt.n	800259a <lcdDrawLine+0xce>
    if (steep)
 8002576:	45d1      	cmp	r9, sl
 8002578:	ddef      	ble.n	800255a <lcdDrawLine+0x8e>
      lcdDrawPixel(y0, x0, color);
 800257a:	4642      	mov	r2, r8
 800257c:	4621      	mov	r1, r4
 800257e:	4630      	mov	r0, r6
 8002580:	f7ff fe98 	bl	80022b4 <lcdDrawPixel>
 8002584:	e7ee      	b.n	8002564 <lcdDrawLine+0x98>
      y0 += ystep;
 8002586:	9a01      	ldr	r2, [sp, #4]
 8002588:	4416      	add	r6, r2
 800258a:	b236      	sxth	r6, r6
      err += dx;
 800258c:	9a00      	ldr	r2, [sp, #0]
 800258e:	4413      	add	r3, r2
 8002590:	b21d      	sxth	r5, r3
 8002592:	e7ec      	b.n	800256e <lcdDrawLine+0xa2>
    ystep = 1;
 8002594:	2301      	movs	r3, #1
 8002596:	9301      	str	r3, [sp, #4]
 8002598:	e7eb      	b.n	8002572 <lcdDrawLine+0xa6>
}
 800259a:	b003      	add	sp, #12
 800259c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080025a0 <lcdDrawVLine>:
{
 80025a0:	b500      	push	{lr}
 80025a2:	b083      	sub	sp, #12
  lcdDrawLine(x, y, x, y+h-1, color);
 80025a4:	440a      	add	r2, r1
 80025a6:	b292      	uxth	r2, r2
 80025a8:	3a01      	subs	r2, #1
 80025aa:	9300      	str	r3, [sp, #0]
 80025ac:	b213      	sxth	r3, r2
 80025ae:	4602      	mov	r2, r0
 80025b0:	f7ff ff8c 	bl	80024cc <lcdDrawLine>
}
 80025b4:	b003      	add	sp, #12
 80025b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80025ba:	bf00      	nop

080025bc <lcdDrawHLine>:
{
 80025bc:	b500      	push	{lr}
 80025be:	b083      	sub	sp, #12
  lcdDrawLine(x, y, x+w-1, y, color);
 80025c0:	4402      	add	r2, r0
 80025c2:	b292      	uxth	r2, r2
 80025c4:	3a01      	subs	r2, #1
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	460b      	mov	r3, r1
 80025ca:	b212      	sxth	r2, r2
 80025cc:	f7ff ff7e 	bl	80024cc <lcdDrawLine>
}
 80025d0:	b003      	add	sp, #12
 80025d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80025d6:	bf00      	nop

080025d8 <lcdDrawFillRect>:
{
 80025d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025dc:	4605      	mov	r5, r0
 80025de:	4688      	mov	r8, r1
 80025e0:	4616      	mov	r6, r2
 80025e2:	461f      	mov	r7, r3
 80025e4:	f8bd 9020 	ldrh.w	r9, [sp, #32]
  for (int16_t i=x; i<x+w; i++)
 80025e8:	4604      	mov	r4, r0
 80025ea:	e007      	b.n	80025fc <lcdDrawFillRect+0x24>
    lcdDrawVLine(i, y, h, color);
 80025ec:	464b      	mov	r3, r9
 80025ee:	463a      	mov	r2, r7
 80025f0:	4641      	mov	r1, r8
 80025f2:	4620      	mov	r0, r4
 80025f4:	f7ff ffd4 	bl	80025a0 <lcdDrawVLine>
  for (int16_t i=x; i<x+w; i++)
 80025f8:	3401      	adds	r4, #1
 80025fa:	b224      	sxth	r4, r4
 80025fc:	eb05 0c06 	add.w	ip, r5, r6
 8002600:	4564      	cmp	r4, ip
 8002602:	dbf3      	blt.n	80025ec <lcdDrawFillRect+0x14>
}
 8002604:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002608 <lcdInit>:
{
 8002608:	b510      	push	{r4, lr}
 800260a:	b082      	sub	sp, #8
  backlight_value = 100;
 800260c:	4b20      	ldr	r3, [pc, #128]	@ (8002690 <lcdInit+0x88>)
 800260e:	2264      	movs	r2, #100	@ 0x64
 8002610:	701a      	strb	r2, [r3, #0]
  is_init = ssd1306Init();
 8002612:	f000 fe78 	bl	8003306 <ssd1306Init>
 8002616:	4b1f      	ldr	r3, [pc, #124]	@ (8002694 <lcdInit+0x8c>)
 8002618:	7018      	strb	r0, [r3, #0]
  ssd1306InitDriver(&lcd);
 800261a:	4c1f      	ldr	r4, [pc, #124]	@ (8002698 <lcdInit+0x90>)
 800261c:	4620      	mov	r0, r4
 800261e:	f000 fd8f 	bl	8003140 <ssd1306InitDriver>
  lcd.setCallBack(TransferDoneISR);
 8002622:	69a3      	ldr	r3, [r4, #24]
 8002624:	481d      	ldr	r0, [pc, #116]	@ (800269c <lcdInit+0x94>)
 8002626:	4798      	blx	r3
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 8002628:	2300      	movs	r3, #0
 800262a:	e004      	b.n	8002636 <lcdInit+0x2e>
    frame_buffer[0][i] = black;
 800262c:	4a1c      	ldr	r2, [pc, #112]	@ (80026a0 <lcdInit+0x98>)
 800262e:	2100      	movs	r1, #0
 8002630:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 8002634:	3301      	adds	r3, #1
 8002636:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800263a:	dbf7      	blt.n	800262c <lcdInit+0x24>
  memset(frame_buffer, 0x00, sizeof(frame_buffer));
 800263c:	4c18      	ldr	r4, [pc, #96]	@ (80026a0 <lcdInit+0x98>)
 800263e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002642:	2100      	movs	r1, #0
 8002644:	4620      	mov	r0, r4
 8002646:	f008 ff45 	bl	800b4d4 <memset>
  p_draw_frame_buf = frame_buffer[frame_index];
 800264a:	4b16      	ldr	r3, [pc, #88]	@ (80026a4 <lcdInit+0x9c>)
 800264c:	601c      	str	r4, [r3, #0]
  if (is_init)
 800264e:	4b11      	ldr	r3, [pc, #68]	@ (8002694 <lcdInit+0x8c>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	b963      	cbnz	r3, 800266e <lcdInit+0x66>
  logPrintf("[%s] lcdInit()\n", is_init ? "OK":"NG");
 8002654:	4b0f      	ldr	r3, [pc, #60]	@ (8002694 <lcdInit+0x8c>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	b19b      	cbz	r3, 8002682 <lcdInit+0x7a>
 800265a:	4913      	ldr	r1, [pc, #76]	@ (80026a8 <lcdInit+0xa0>)
 800265c:	4813      	ldr	r0, [pc, #76]	@ (80026ac <lcdInit+0xa4>)
 800265e:	f001 fe53 	bl	8004308 <logPrintf>
  if (is_init != true)
 8002662:	4b0c      	ldr	r3, [pc, #48]	@ (8002694 <lcdInit+0x8c>)
 8002664:	781c      	ldrb	r4, [r3, #0]
 8002666:	b974      	cbnz	r4, 8002686 <lcdInit+0x7e>
}
 8002668:	4620      	mov	r0, r4
 800266a:	b002      	add	sp, #8
 800266c:	bd10      	pop	{r4, pc}
    lcdDrawFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, black);
 800266e:	2000      	movs	r0, #0
 8002670:	9000      	str	r0, [sp, #0]
 8002672:	2340      	movs	r3, #64	@ 0x40
 8002674:	2280      	movs	r2, #128	@ 0x80
 8002676:	4601      	mov	r1, r0
 8002678:	f7ff ffae 	bl	80025d8 <lcdDrawFillRect>
    lcdUpdateDraw();
 800267c:	f7ff fef0 	bl	8002460 <lcdUpdateDraw>
 8002680:	e7e8      	b.n	8002654 <lcdInit+0x4c>
  logPrintf("[%s] lcdInit()\n", is_init ? "OK":"NG");
 8002682:	490b      	ldr	r1, [pc, #44]	@ (80026b0 <lcdInit+0xa8>)
 8002684:	e7ea      	b.n	800265c <lcdInit+0x54>
  cliAdd("lcd", cliLcd);
 8002686:	490b      	ldr	r1, [pc, #44]	@ (80026b4 <lcdInit+0xac>)
 8002688:	480b      	ldr	r0, [pc, #44]	@ (80026b8 <lcdInit+0xb0>)
 800268a:	f001 fb59 	bl	8003d40 <cliAdd>
  return true;
 800268e:	e7eb      	b.n	8002668 <lcdInit+0x60>
 8002690:	20000024 	.word	0x20000024
 8002694:	2000515a 	.word	0x2000515a
 8002698:	2000515c 	.word	0x2000515c
 800269c:	0800225d 	.word	0x0800225d
 80026a0:	20001140 	.word	0x20001140
 80026a4:	20005140 	.word	0x20005140
 80026a8:	0800ebc0 	.word	0x0800ebc0
 80026ac:	0800eee4 	.word	0x0800eee4
 80026b0:	0800ebc4 	.word	0x0800ebc4
 80026b4:	080027e9 	.word	0x080027e9
 80026b8:	0800eef4 	.word	0x0800eef4

080026bc <lcdDrawRect>:
{
 80026bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026c0:	4604      	mov	r4, r0
 80026c2:	460d      	mov	r5, r1
 80026c4:	4690      	mov	r8, r2
 80026c6:	461e      	mov	r6, r3
 80026c8:	f8bd 7018 	ldrh.w	r7, [sp, #24]
  lcdDrawHLine(x, y, w, color);
 80026cc:	463b      	mov	r3, r7
 80026ce:	f7ff ff75 	bl	80025bc <lcdDrawHLine>
  lcdDrawHLine(x, y+h-1, w, color);
 80026d2:	19a9      	adds	r1, r5, r6
 80026d4:	b289      	uxth	r1, r1
 80026d6:	3901      	subs	r1, #1
 80026d8:	463b      	mov	r3, r7
 80026da:	4642      	mov	r2, r8
 80026dc:	b209      	sxth	r1, r1
 80026de:	4620      	mov	r0, r4
 80026e0:	f7ff ff6c 	bl	80025bc <lcdDrawHLine>
  lcdDrawVLine(x, y, h, color);
 80026e4:	463b      	mov	r3, r7
 80026e6:	4632      	mov	r2, r6
 80026e8:	4629      	mov	r1, r5
 80026ea:	4620      	mov	r0, r4
 80026ec:	f7ff ff58 	bl	80025a0 <lcdDrawVLine>
  lcdDrawVLine(x+w-1, y, h, color);
 80026f0:	eb04 0008 	add.w	r0, r4, r8
 80026f4:	b280      	uxth	r0, r0
 80026f6:	3801      	subs	r0, #1
 80026f8:	463b      	mov	r3, r7
 80026fa:	4632      	mov	r2, r6
 80026fc:	4629      	mov	r1, r5
 80026fe:	b200      	sxth	r0, r0
 8002700:	f7ff ff4e 	bl	80025a0 <lcdDrawVLine>
}
 8002704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002708 <lcdPrintf>:
 {
 8002708:	b408      	push	{r3}
 800270a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800270e:	b0ce      	sub	sp, #312	@ 0x138
 8002710:	4681      	mov	r9, r0
 8002712:	460e      	mov	r6, r1
 8002714:	4690      	mov	r8, r2
 8002716:	ab57      	add	r3, sp, #348	@ 0x15c
 8002718:	f853 2b04 	ldr.w	r2, [r3], #4
   va_start (arg, fmt);
 800271c:	934d      	str	r3, [sp, #308]	@ 0x134
   len = vsnprintf(print_buffer, 255, fmt, arg);
 800271e:	21ff      	movs	r1, #255	@ 0xff
 8002720:	a80d      	add	r0, sp, #52	@ 0x34
 8002722:	f008 fec9 	bl	800b4b8 <vsniprintf>
 8002726:	4607      	mov	r7, r0
   if (font_tbl[lcd_font]->data != NULL)
 8002728:	4b2a      	ldr	r3, [pc, #168]	@ (80027d4 <lcdPrintf+0xcc>)
 800272a:	781a      	ldrb	r2, [r3, #0]
 800272c:	4b2a      	ldr	r3, [pc, #168]	@ (80027d8 <lcdPrintf+0xd0>)
 800272e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	b113      	cbz	r3, 800273c <lcdPrintf+0x34>
 8002736:	464c      	mov	r4, r9
     for( i=0; i<len; i+=Size_Char )
 8002738:	2500      	movs	r5, #0
 800273a:	e003      	b.n	8002744 <lcdPrintf+0x3c>
 800273c:	464c      	mov	r4, r9
    for (i = 0; i < len; i += Size_Char)
 800273e:	2500      	movs	r5, #0
 8002740:	e029      	b.n	8002796 <lcdPrintf+0x8e>
     for( i=0; i<len; i+=Size_Char )
 8002742:	3501      	adds	r5, #1
 8002744:	42bd      	cmp	r5, r7
 8002746:	da3f      	bge.n	80027c8 <lcdPrintf+0xc0>
       disEngFont(x, y, print_buffer[i], font_tbl[lcd_font], color);
 8002748:	f8df a08c 	ldr.w	sl, [pc, #140]	@ 80027d8 <lcdPrintf+0xd0>
 800274c:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80027d4 <lcdPrintf+0xcc>
 8002750:	f89b 3000 	ldrb.w	r3, [fp]
 8002754:	f8cd 8000 	str.w	r8, [sp]
 8002758:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
 800275c:	aa0d      	add	r2, sp, #52	@ 0x34
 800275e:	5d52      	ldrb	r2, [r2, r5]
 8002760:	4631      	mov	r1, r6
 8002762:	4620      	mov	r0, r4
 8002764:	f7ff fdb6 	bl	80022d4 <disEngFont>
       font_width = font_tbl[lcd_font]->width;
 8002768:	f89b 3000 	ldrb.w	r3, [fp]
 800276c:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
 8002770:	f893 c000 	ldrb.w	ip, [r3]
       font_height = font_tbl[lcd_font]->height;
 8002774:	785b      	ldrb	r3, [r3, #1]
       x += font_width;
 8002776:	4464      	add	r4, ip
       if ((x+font_width) > HW_LCD_WIDTH)
 8002778:	44a4      	add	ip, r4
 800277a:	f1bc 0f80 	cmp.w	ip, #128	@ 0x80
 800277e:	dde0      	ble.n	8002742 <lcdPrintf+0x3a>
         y += font_height;
 8002780:	441e      	add	r6, r3
         x  = x_Pre;
 8002782:	464c      	mov	r4, r9
 8002784:	e7dd      	b.n	8002742 <lcdPrintf+0x3a>
        x += 1 * 8;
 8002786:	3408      	adds	r4, #8
        font_width = 8;
 8002788:	2308      	movs	r3, #8
 800278a:	e017      	b.n	80027bc <lcdPrintf+0xb4>
      if (FontBuf.Code_Type == PHAN_END_CODE)
 800278c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 8002790:	2b04      	cmp	r3, #4
 8002792:	d019      	beq.n	80027c8 <lcdPrintf+0xc0>
    for (i = 0; i < len; i += Size_Char)
 8002794:	4415      	add	r5, r2
 8002796:	42bd      	cmp	r5, r7
 8002798:	da16      	bge.n	80027c8 <lcdPrintf+0xc0>
      hanFontLoad (&print_buffer[i], &FontBuf);
 800279a:	a903      	add	r1, sp, #12
 800279c:	ab0d      	add	r3, sp, #52	@ 0x34
 800279e:	1958      	adds	r0, r3, r5
 80027a0:	f000 fc4a 	bl	8003038 <hanFontLoad>
      disHanFont (x, y, &FontBuf, color);
 80027a4:	4643      	mov	r3, r8
 80027a6:	aa03      	add	r2, sp, #12
 80027a8:	4631      	mov	r1, r6
 80027aa:	4620      	mov	r0, r4
 80027ac:	f7ff fdbe 	bl	800232c <disHanFont>
      Size_Char = FontBuf.Size_Char;
 80027b0:	f8bd 200e 	ldrh.w	r2, [sp, #14]
      if (Size_Char >= 2)
 80027b4:	2a01      	cmp	r2, #1
 80027b6:	dde6      	ble.n	8002786 <lcdPrintf+0x7e>
        x += 2 * 8;
 80027b8:	3410      	adds	r4, #16
        font_width = 16;
 80027ba:	2310      	movs	r3, #16
      if ((x + font_width) > HW_LCD_WIDTH)
 80027bc:	4423      	add	r3, r4
 80027be:	2b80      	cmp	r3, #128	@ 0x80
 80027c0:	dde4      	ble.n	800278c <lcdPrintf+0x84>
        y += 16;
 80027c2:	3610      	adds	r6, #16
        x = x_Pre;
 80027c4:	464c      	mov	r4, r9
 80027c6:	e7e1      	b.n	800278c <lcdPrintf+0x84>
}
 80027c8:	b04e      	add	sp, #312	@ 0x138
 80027ca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027ce:	b001      	add	sp, #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	20005159 	.word	0x20005159
 80027d8:	0800ef24 	.word	0x0800ef24

080027dc <lcdSetFont>:

void lcdSetFont(LcdFont font)
{
  lcd_font = font;
 80027dc:	4b01      	ldr	r3, [pc, #4]	@ (80027e4 <lcdSetFont+0x8>)
 80027de:	7018      	strb	r0, [r3, #0]
}
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	20005159 	.word	0x20005159

080027e8 <cliLcd>:
  return lcd_font;
}

#ifdef _USE_HW_CLI
void cliLcd(cli_args_t *args)
{
 80027e8:	b500      	push	{lr}
 80027ea:	b083      	sub	sp, #12
  bool ret = false;


  if (args->argc == 1 && args->isStr(0, "test") == true)
 80027ec:	8803      	ldrh	r3, [r0, #0]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d104      	bne.n	80027fc <cliLcd+0x14>
 80027f2:	6943      	ldr	r3, [r0, #20]
 80027f4:	4919      	ldr	r1, [pc, #100]	@ (800285c <cliLcd+0x74>)
 80027f6:	2000      	movs	r0, #0
 80027f8:	4798      	blx	r3
 80027fa:	b928      	cbnz	r0, 8002808 <cliLcd+0x20>
    ret = true;
  }

  if (ret != true)
  {
    cliPrintf("lcd test\n");
 80027fc:	4818      	ldr	r0, [pc, #96]	@ (8002860 <cliLcd+0x78>)
 80027fe:	f001 f87d 	bl	80038fc <cliPrintf>
  }
}
 8002802:	b003      	add	sp, #12
 8002804:	f85d fb04 	ldr.w	pc, [sp], #4
    lcdSetFont(LCD_FONT_07x10);
 8002808:	2000      	movs	r0, #0
 800280a:	f7ff ffe7 	bl	80027dc <lcdSetFont>
    while (cliKeepLoop())
 800280e:	f001 fa8b 	bl	8003d28 <cliKeepLoop>
 8002812:	b1d0      	cbz	r0, 800284a <cliLcd+0x62>
      if (lcdDrawAvailable() == true)
 8002814:	f7ff fdd6 	bl	80023c4 <lcdDrawAvailable>
 8002818:	2800      	cmp	r0, #0
 800281a:	d0f8      	beq.n	800280e <cliLcd+0x26>
        lcdClearBuffer(black);
 800281c:	2000      	movs	r0, #0
 800281e:	f7ff fe3d 	bl	800249c <lcdClearBuffer>
        lcdPrintf(20, 16 * 0, white, "[ LCD TEST ]");
 8002822:	4b10      	ldr	r3, [pc, #64]	@ (8002864 <cliLcd+0x7c>)
 8002824:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002828:	2100      	movs	r1, #0
 800282a:	2014      	movs	r0, #20
 800282c:	f7ff ff6c 	bl	8002708 <lcdPrintf>
        lcdPrintf(20, 16 * 1, white, "%d fps", lcdGetFps());
 8002830:	f7ff fdc2 	bl	80023b8 <lcdGetFps>
 8002834:	9000      	str	r0, [sp, #0]
 8002836:	4b0c      	ldr	r3, [pc, #48]	@ (8002868 <cliLcd+0x80>)
 8002838:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800283c:	2110      	movs	r1, #16
 800283e:	2014      	movs	r0, #20
 8002840:	f7ff ff62 	bl	8002708 <lcdPrintf>
        lcdRequestDraw();
 8002844:	f7ff fde8 	bl	8002418 <lcdRequestDraw>
 8002848:	e7e1      	b.n	800280e <cliLcd+0x26>
    lcdSetFont(LCD_FONT_HAN);
 800284a:	2003      	movs	r0, #3
 800284c:	f7ff ffc6 	bl	80027dc <lcdSetFont>
    lcdClearBuffer(black);
 8002850:	2000      	movs	r0, #0
 8002852:	f7ff fe23 	bl	800249c <lcdClearBuffer>
    lcdUpdateDraw();
 8002856:	f7ff fe03 	bl	8002460 <lcdUpdateDraw>
  if (ret != true)
 800285a:	e7d2      	b.n	8002802 <cliLcd+0x1a>
 800285c:	0800eef8 	.word	0x0800eef8
 8002860:	0800ef18 	.word	0x0800ef18
 8002864:	0800ef00 	.word	0x0800ef00
 8002868:	0800ef10 	.word	0x0800ef10

0800286c <uartInit>:




bool uartInit(void)
{
 800286c:	b510      	push	{r4, lr}
  for (int i=0; i<UART_MAX_CH; i++)
 800286e:	2300      	movs	r3, #0
 8002870:	e00c      	b.n	800288c <uartInit+0x20>
  {
    uart_tbl[i].is_open = false;
 8002872:	4c0e      	ldr	r4, [pc, #56]	@ (80028ac <uartInit+0x40>)
 8002874:	2234      	movs	r2, #52	@ 0x34
 8002876:	fb03 f202 	mul.w	r2, r3, r2
 800287a:	18a1      	adds	r1, r4, r2
 800287c:	2000      	movs	r0, #0
 800287e:	54a0      	strb	r0, [r4, r2]
    uart_tbl[i].baud = 115200;
 8002880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002884:	604a      	str	r2, [r1, #4]
    uart_tbl[i].rx_cnt = 0;
 8002886:	62c8      	str	r0, [r1, #44]	@ 0x2c
    uart_tbl[i].tx_cnt = 0;
 8002888:	6308      	str	r0, [r1, #48]	@ 0x30
  for (int i=0; i<UART_MAX_CH; i++)
 800288a:	3301      	adds	r3, #1
 800288c:	2b01      	cmp	r3, #1
 800288e:	ddf0      	ble.n	8002872 <uartInit+0x6>
  }

  uart_tbl[_DEF_UART1].rx_buf = rx_buf_1;
 8002890:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <uartInit+0x40>)
 8002892:	4a07      	ldr	r2, [pc, #28]	@ (80028b0 <uartInit+0x44>)
 8002894:	609a      	str	r2, [r3, #8]
  uart_tbl[_DEF_UART2].rx_buf = rx_buf_2;
 8002896:	4a07      	ldr	r2, [pc, #28]	@ (80028b4 <uartInit+0x48>)
 8002898:	63da      	str	r2, [r3, #60]	@ 0x3c

  is_init = true;
 800289a:	2401      	movs	r4, #1
 800289c:	4b06      	ldr	r3, [pc, #24]	@ (80028b8 <uartInit+0x4c>)
 800289e:	701c      	strb	r4, [r3, #0]

#if CLI_USE(HW_UART)
  cliAdd("uart", cliUart);
 80028a0:	4906      	ldr	r1, [pc, #24]	@ (80028bc <uartInit+0x50>)
 80028a2:	4807      	ldr	r0, [pc, #28]	@ (80028c0 <uartInit+0x54>)
 80028a4:	f001 fa4c 	bl	8003d40 <cliAdd>
#endif
  return true;
}
 80028a8:	4620      	mov	r0, r4
 80028aa:	bd10      	pop	{r4, pc}
 80028ac:	2000597c 	.word	0x2000597c
 80028b0:	2000557c 	.word	0x2000557c
 80028b4:	2000517c 	.word	0x2000517c
 80028b8:	200059e4 	.word	0x200059e4
 80028bc:	08002c41 	.word	0x08002c41
 80028c0:	0800ef34 	.word	0x0800ef34

080028c4 <uartOpen>:
{
  bool ret = false;
  HAL_StatusTypeDef ret_hal;


  if (ch >= UART_MAX_CH) return false;
 80028c4:	2801      	cmp	r0, #1
 80028c6:	f200 8106 	bhi.w	8002ad6 <uartOpen+0x212>
{
 80028ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028cc:	b085      	sub	sp, #20
 80028ce:	4604      	mov	r4, r0

  if (uart_tbl[ch].is_open == true && uart_tbl[ch].baud == baud)
 80028d0:	2334      	movs	r3, #52	@ 0x34
 80028d2:	fb00 f303 	mul.w	r3, r0, r3
 80028d6:	4a81      	ldr	r2, [pc, #516]	@ (8002adc <uartOpen+0x218>)
 80028d8:	5cd0      	ldrb	r0, [r2, r3]
 80028da:	b130      	cbz	r0, 80028ea <uartOpen+0x26>
 80028dc:	4613      	mov	r3, r2
 80028de:	2234      	movs	r2, #52	@ 0x34
 80028e0:	fb02 3304 	mla	r3, r2, r4, r3
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	428b      	cmp	r3, r1
 80028e8:	d003      	beq.n	80028f2 <uartOpen+0x2e>
  {
    return true;
  }


  switch(ch)
 80028ea:	b124      	cbz	r4, 80028f6 <uartOpen+0x32>
 80028ec:	2c01      	cmp	r4, #1
 80028ee:	d079      	beq.n	80029e4 <uartOpen+0x120>
 80028f0:	2000      	movs	r0, #0
      }
      break;
  }

  return ret;
}
 80028f2:	b005      	add	sp, #20
 80028f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uart_tbl[ch].baud      = baud;
 80028f6:	4a79      	ldr	r2, [pc, #484]	@ (8002adc <uartOpen+0x218>)
 80028f8:	2034      	movs	r0, #52	@ 0x34
 80028fa:	fb04 f000 	mul.w	r0, r4, r0
 80028fe:	1815      	adds	r5, r2, r0
 8002900:	6069      	str	r1, [r5, #4]
      uart_tbl[ch].p_huart   = uart_hw_tbl[ch].p_huart;
 8002902:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8002906:	4e76      	ldr	r6, [pc, #472]	@ (8002ae0 <uartOpen+0x21c>)
 8002908:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
 800290c:	68b3      	ldr	r3, [r6, #8]
 800290e:	622b      	str	r3, [r5, #32]
      uart_tbl[ch].p_hdma_rx = uart_hw_tbl[ch].p_hdma_rx;
 8002910:	68f7      	ldr	r7, [r6, #12]
 8002912:	626f      	str	r7, [r5, #36]	@ 0x24
      uart_tbl[ch].p_huart->Instance = uart_hw_tbl[ch].p_uart;
 8002914:	6877      	ldr	r7, [r6, #4]
 8002916:	601f      	str	r7, [r3, #0]
      uart_tbl[ch].p_huart->Init.BaudRate       = baud;
 8002918:	6a2b      	ldr	r3, [r5, #32]
 800291a:	6059      	str	r1, [r3, #4]
      uart_tbl[ch].p_huart->Init.WordLength     = UART_WORDLENGTH_8B;
 800291c:	6a29      	ldr	r1, [r5, #32]
 800291e:	2300      	movs	r3, #0
 8002920:	608b      	str	r3, [r1, #8]
      uart_tbl[ch].p_huart->Init.StopBits       = UART_STOPBITS_1;
 8002922:	6a29      	ldr	r1, [r5, #32]
 8002924:	60cb      	str	r3, [r1, #12]
      uart_tbl[ch].p_huart->Init.Parity         = UART_PARITY_NONE;
 8002926:	6a29      	ldr	r1, [r5, #32]
 8002928:	610b      	str	r3, [r1, #16]
      uart_tbl[ch].p_huart->Init.Mode           = UART_MODE_TX_RX;
 800292a:	6a29      	ldr	r1, [r5, #32]
 800292c:	270c      	movs	r7, #12
 800292e:	614f      	str	r7, [r1, #20]
      uart_tbl[ch].p_huart->Init.HwFlowCtl      = UART_HWCONTROL_NONE;
 8002930:	6a29      	ldr	r1, [r5, #32]
 8002932:	618b      	str	r3, [r1, #24]
      uart_tbl[ch].p_huart->Init.OverSampling   = UART_OVERSAMPLING_16;
 8002934:	6a29      	ldr	r1, [r5, #32]
 8002936:	61cb      	str	r3, [r1, #28]
      uart_tbl[ch].p_huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002938:	6a29      	ldr	r1, [r5, #32]
 800293a:	620b      	str	r3, [r1, #32]
      uart_tbl[ch].p_huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800293c:	6a29      	ldr	r1, [r5, #32]
 800293e:	624b      	str	r3, [r1, #36]	@ 0x24
      uart_tbl[ch].p_huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002940:	6a29      	ldr	r1, [r5, #32]
 8002942:	628b      	str	r3, [r1, #40]	@ 0x28
      qbufferCreate(&uart_tbl[ch].qbuffer, &uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH);
 8002944:	3008      	adds	r0, #8
 8002946:	4410      	add	r0, r2
 8002948:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800294c:	68a9      	ldr	r1, [r5, #8]
 800294e:	3004      	adds	r0, #4
 8002950:	f7ff fb26 	bl	8001fa0 <qbufferCreate>
      __HAL_RCC_USART1_CLK_ENABLE();
 8002954:	4b63      	ldr	r3, [pc, #396]	@ (8002ae4 <uartOpen+0x220>)
 8002956:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002958:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800295c:	661a      	str	r2, [r3, #96]	@ 0x60
 800295e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002960:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002964:	9200      	str	r2, [sp, #0]
 8002966:	9a00      	ldr	r2, [sp, #0]
      __HAL_RCC_GPIOA_CLK_ENABLE();
 8002968:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	9301      	str	r3, [sp, #4]
 8002978:	9b01      	ldr	r3, [sp, #4]
      HAL_UART_DeInit(uart_tbl[ch].p_huart);
 800297a:	6a28      	ldr	r0, [r5, #32]
 800297c:	f006 f97f 	bl	8008c7e <HAL_UART_DeInit>
      if (uart_hw_tbl[ch].is_rs485 == true)
 8002980:	7d33      	ldrb	r3, [r6, #20]
 8002982:	b143      	cbz	r3, 8002996 <uartOpen+0xd2>
        ret_hal = HAL_RS485Ex_Init(uart_tbl[ch].p_huart, UART_DE_POLARITY_HIGH, 0, 0);
 8002984:	2300      	movs	r3, #0
 8002986:	461a      	mov	r2, r3
 8002988:	4619      	mov	r1, r3
 800298a:	6a28      	ldr	r0, [r5, #32]
 800298c:	f007 f87c 	bl	8009a88 <HAL_RS485Ex_Init>
      if (ret_hal == HAL_OK)
 8002990:	b148      	cbz	r0, 80029a6 <uartOpen+0xe2>
  bool ret = false;
 8002992:	2000      	movs	r0, #0
 8002994:	e7ad      	b.n	80028f2 <uartOpen+0x2e>
        ret_hal = HAL_UART_Init(uart_tbl[ch].p_huart);
 8002996:	4b51      	ldr	r3, [pc, #324]	@ (8002adc <uartOpen+0x218>)
 8002998:	2234      	movs	r2, #52	@ 0x34
 800299a:	fb02 3304 	mla	r3, r2, r4, r3
 800299e:	6a18      	ldr	r0, [r3, #32]
 80029a0:	f006 ff9a 	bl	80098d8 <HAL_UART_Init>
 80029a4:	e7f4      	b.n	8002990 <uartOpen+0xcc>
        uart_tbl[ch].is_open = true;
 80029a6:	4a4d      	ldr	r2, [pc, #308]	@ (8002adc <uartOpen+0x218>)
 80029a8:	2334      	movs	r3, #52	@ 0x34
 80029aa:	fb04 f303 	mul.w	r3, r4, r3
 80029ae:	18d0      	adds	r0, r2, r3
 80029b0:	2101      	movs	r1, #1
 80029b2:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(uart_tbl[ch].p_huart, (uint8_t *)&uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH) != HAL_OK)
 80029b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029b8:	6881      	ldr	r1, [r0, #8]
 80029ba:	6a00      	ldr	r0, [r0, #32]
 80029bc:	f007 f818 	bl	80099f0 <HAL_UART_Receive_DMA>
 80029c0:	b970      	cbnz	r0, 80029e0 <uartOpen+0x11c>
        ret = true;
 80029c2:	2001      	movs	r0, #1
        uart_tbl[ch].qbuffer.in  = uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_huart->hdmarx->Instance)->CNDTR;
 80029c4:	4b45      	ldr	r3, [pc, #276]	@ (8002adc <uartOpen+0x218>)
 80029c6:	2234      	movs	r2, #52	@ 0x34
 80029c8:	fb02 3304 	mla	r3, r2, r4, r3
 80029cc:	695a      	ldr	r2, [r3, #20]
 80029ce:	6a19      	ldr	r1, [r3, #32]
 80029d0:	f8d1 1080 	ldr.w	r1, [r1, #128]	@ 0x80
 80029d4:	6809      	ldr	r1, [r1, #0]
 80029d6:	6849      	ldr	r1, [r1, #4]
 80029d8:	1a52      	subs	r2, r2, r1
 80029da:	60da      	str	r2, [r3, #12]
        uart_tbl[ch].qbuffer.out = uart_tbl[ch].qbuffer.in;
 80029dc:	611a      	str	r2, [r3, #16]
 80029de:	e788      	b.n	80028f2 <uartOpen+0x2e>
          ret = false;
 80029e0:	2000      	movs	r0, #0
 80029e2:	e7ef      	b.n	80029c4 <uartOpen+0x100>
      uart_tbl[ch].baud = baud;
 80029e4:	4a3d      	ldr	r2, [pc, #244]	@ (8002adc <uartOpen+0x218>)
 80029e6:	2034      	movs	r0, #52	@ 0x34
 80029e8:	fb04 f000 	mul.w	r0, r4, r0
 80029ec:	1815      	adds	r5, r2, r0
 80029ee:	6069      	str	r1, [r5, #4]
      uart_tbl[ch].p_huart           = uart_hw_tbl[ch].p_huart;
 80029f0:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80029f4:	4e3a      	ldr	r6, [pc, #232]	@ (8002ae0 <uartOpen+0x21c>)
 80029f6:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
 80029fa:	68b3      	ldr	r3, [r6, #8]
 80029fc:	622b      	str	r3, [r5, #32]
      uart_tbl[ch].p_hdma_rx         = uart_hw_tbl[ch].p_hdma_rx;
 80029fe:	68f7      	ldr	r7, [r6, #12]
 8002a00:	626f      	str	r7, [r5, #36]	@ 0x24
      uart_tbl[ch].p_hdma_tx         = uart_hw_tbl[ch].p_hdma_tx;
 8002a02:	6937      	ldr	r7, [r6, #16]
 8002a04:	62af      	str	r7, [r5, #40]	@ 0x28
      uart_tbl[ch].p_huart->Instance = uart_hw_tbl[ch].p_uart;
 8002a06:	6877      	ldr	r7, [r6, #4]
 8002a08:	601f      	str	r7, [r3, #0]
      uart_tbl[ch].p_huart->Init.BaudRate               = baud;
 8002a0a:	6a2b      	ldr	r3, [r5, #32]
 8002a0c:	6059      	str	r1, [r3, #4]
      uart_tbl[ch].p_huart->Init.WordLength             = UART_WORDLENGTH_8B;
 8002a0e:	6a29      	ldr	r1, [r5, #32]
 8002a10:	2300      	movs	r3, #0
 8002a12:	608b      	str	r3, [r1, #8]
      uart_tbl[ch].p_huart->Init.StopBits               = UART_STOPBITS_1;
 8002a14:	6a29      	ldr	r1, [r5, #32]
 8002a16:	60cb      	str	r3, [r1, #12]
      uart_tbl[ch].p_huart->Init.Parity                 = UART_PARITY_NONE;
 8002a18:	6a29      	ldr	r1, [r5, #32]
 8002a1a:	610b      	str	r3, [r1, #16]
      uart_tbl[ch].p_huart->Init.Mode                   = UART_MODE_TX_RX;
 8002a1c:	6a29      	ldr	r1, [r5, #32]
 8002a1e:	270c      	movs	r7, #12
 8002a20:	614f      	str	r7, [r1, #20]
      uart_tbl[ch].p_huart->Init.HwFlowCtl              = UART_HWCONTROL_NONE;
 8002a22:	6a29      	ldr	r1, [r5, #32]
 8002a24:	618b      	str	r3, [r1, #24]
      uart_tbl[ch].p_huart->Init.OverSampling           = UART_OVERSAMPLING_16;
 8002a26:	6a29      	ldr	r1, [r5, #32]
 8002a28:	61cb      	str	r3, [r1, #28]
      uart_tbl[ch].p_huart->Init.OneBitSampling         = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a2a:	6a29      	ldr	r1, [r5, #32]
 8002a2c:	620b      	str	r3, [r1, #32]
      uart_tbl[ch].p_huart->Init.ClockPrescaler         = UART_PRESCALER_DIV1;
 8002a2e:	6a29      	ldr	r1, [r5, #32]
 8002a30:	624b      	str	r3, [r1, #36]	@ 0x24
      uart_tbl[ch].p_huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a32:	6a29      	ldr	r1, [r5, #32]
 8002a34:	628b      	str	r3, [r1, #40]	@ 0x28
      qbufferCreate(&uart_tbl[ch].qbuffer, &uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH);
 8002a36:	3008      	adds	r0, #8
 8002a38:	4410      	add	r0, r2
 8002a3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a3e:	68a9      	ldr	r1, [r5, #8]
 8002a40:	3004      	adds	r0, #4
 8002a42:	f7ff faad 	bl	8001fa0 <qbufferCreate>
      __HAL_RCC_USART3_CLK_ENABLE();
 8002a46:	4b27      	ldr	r3, [pc, #156]	@ (8002ae4 <uartOpen+0x220>)
 8002a48:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a4a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002a4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a52:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8002a56:	9202      	str	r2, [sp, #8]
 8002a58:	9a02      	ldr	r2, [sp, #8]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a5c:	f042 0202 	orr.w	r2, r2, #2
 8002a60:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	9303      	str	r3, [sp, #12]
 8002a6a:	9b03      	ldr	r3, [sp, #12]
      HAL_UART_DeInit(uart_tbl[ch].p_huart);
 8002a6c:	6a28      	ldr	r0, [r5, #32]
 8002a6e:	f006 f906 	bl	8008c7e <HAL_UART_DeInit>
      if (uart_hw_tbl[ch].is_rs485 == true)
 8002a72:	7d33      	ldrb	r3, [r6, #20]
 8002a74:	b143      	cbz	r3, 8002a88 <uartOpen+0x1c4>
        ret_hal = HAL_RS485Ex_Init(uart_tbl[ch].p_huart, UART_DE_POLARITY_HIGH, 0, 0);
 8002a76:	2300      	movs	r3, #0
 8002a78:	461a      	mov	r2, r3
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	6a28      	ldr	r0, [r5, #32]
 8002a7e:	f007 f803 	bl	8009a88 <HAL_RS485Ex_Init>
      if (ret_hal == HAL_OK)
 8002a82:	b148      	cbz	r0, 8002a98 <uartOpen+0x1d4>
  bool ret = false;
 8002a84:	2000      	movs	r0, #0
 8002a86:	e734      	b.n	80028f2 <uartOpen+0x2e>
        ret_hal = HAL_UART_Init(uart_tbl[ch].p_huart);
 8002a88:	4b14      	ldr	r3, [pc, #80]	@ (8002adc <uartOpen+0x218>)
 8002a8a:	2234      	movs	r2, #52	@ 0x34
 8002a8c:	fb02 3304 	mla	r3, r2, r4, r3
 8002a90:	6a18      	ldr	r0, [r3, #32]
 8002a92:	f006 ff21 	bl	80098d8 <HAL_UART_Init>
 8002a96:	e7f4      	b.n	8002a82 <uartOpen+0x1be>
        uart_tbl[ch].is_open = true;
 8002a98:	4a10      	ldr	r2, [pc, #64]	@ (8002adc <uartOpen+0x218>)
 8002a9a:	2334      	movs	r3, #52	@ 0x34
 8002a9c:	fb04 f303 	mul.w	r3, r4, r3
 8002aa0:	18d0      	adds	r0, r2, r3
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	54d1      	strb	r1, [r2, r3]
        if (HAL_UART_Receive_DMA(uart_tbl[ch].p_huart, (uint8_t *)&uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH) != HAL_OK)
 8002aa6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002aaa:	6881      	ldr	r1, [r0, #8]
 8002aac:	6a00      	ldr	r0, [r0, #32]
 8002aae:	f006 ff9f 	bl	80099f0 <HAL_UART_Receive_DMA>
 8002ab2:	b970      	cbnz	r0, 8002ad2 <uartOpen+0x20e>
        ret                  = true;
 8002ab4:	2001      	movs	r0, #1
        uart_tbl[ch].qbuffer.in  = uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_huart->hdmarx->Instance)->CNDTR;
 8002ab6:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <uartOpen+0x218>)
 8002ab8:	2234      	movs	r2, #52	@ 0x34
 8002aba:	fb02 3304 	mla	r3, r2, r4, r3
 8002abe:	695a      	ldr	r2, [r3, #20]
 8002ac0:	6a19      	ldr	r1, [r3, #32]
 8002ac2:	f8d1 1080 	ldr.w	r1, [r1, #128]	@ 0x80
 8002ac6:	6809      	ldr	r1, [r1, #0]
 8002ac8:	6849      	ldr	r1, [r1, #4]
 8002aca:	1a52      	subs	r2, r2, r1
 8002acc:	60da      	str	r2, [r3, #12]
        uart_tbl[ch].qbuffer.out = uart_tbl[ch].qbuffer.in;
 8002ace:	611a      	str	r2, [r3, #16]
 8002ad0:	e70f      	b.n	80028f2 <uartOpen+0x2e>
          ret = false;
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	e7ef      	b.n	8002ab6 <uartOpen+0x1f2>
  if (ch >= UART_MAX_CH) return false;
 8002ad6:	2000      	movs	r0, #0
}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	2000597c 	.word	0x2000597c
 8002ae0:	0800efe4 	.word	0x0800efe4
 8002ae4:	40021000 	.word	0x40021000

08002ae8 <uartAvailable>:

  return true;
}

uint32_t uartAvailable(uint8_t ch)
{
 8002ae8:	b510      	push	{r4, lr}
  uint32_t ret = 0;


  switch(ch)
 8002aea:	4603      	mov	r3, r0
 8002aec:	b118      	cbz	r0, 8002af6 <uartAvailable+0xe>
 8002aee:	2801      	cmp	r0, #1
 8002af0:	d012      	beq.n	8002b18 <uartAvailable+0x30>
 8002af2:	2000      	movs	r0, #0
      ret = qbufferAvailable(&uart_tbl[ch].qbuffer);
      break;
  }

  return ret;
}
 8002af4:	bd10      	pop	{r4, pc}
      uart_tbl[ch].qbuffer.in = (uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_hdma_rx->Instance)->CNDTR);
 8002af6:	4811      	ldr	r0, [pc, #68]	@ (8002b3c <uartAvailable+0x54>)
 8002af8:	2234      	movs	r2, #52	@ 0x34
 8002afa:	fb02 f303 	mul.w	r3, r2, r3
 8002afe:	18c2      	adds	r2, r0, r3
 8002b00:	6951      	ldr	r1, [r2, #20]
 8002b02:	6a54      	ldr	r4, [r2, #36]	@ 0x24
 8002b04:	6824      	ldr	r4, [r4, #0]
 8002b06:	6864      	ldr	r4, [r4, #4]
 8002b08:	1b09      	subs	r1, r1, r4
 8002b0a:	60d1      	str	r1, [r2, #12]
      ret = qbufferAvailable(&uart_tbl[ch].qbuffer);
 8002b0c:	3308      	adds	r3, #8
 8002b0e:	4418      	add	r0, r3
 8002b10:	3004      	adds	r0, #4
 8002b12:	f7ff fab0 	bl	8002076 <qbufferAvailable>
      break;
 8002b16:	e7ed      	b.n	8002af4 <uartAvailable+0xc>
      uart_tbl[ch].qbuffer.in = (uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_hdma_rx->Instance)->CNDTR);
 8002b18:	4808      	ldr	r0, [pc, #32]	@ (8002b3c <uartAvailable+0x54>)
 8002b1a:	2234      	movs	r2, #52	@ 0x34
 8002b1c:	fb02 f303 	mul.w	r3, r2, r3
 8002b20:	18c2      	adds	r2, r0, r3
 8002b22:	6951      	ldr	r1, [r2, #20]
 8002b24:	6a54      	ldr	r4, [r2, #36]	@ 0x24
 8002b26:	6824      	ldr	r4, [r4, #0]
 8002b28:	6864      	ldr	r4, [r4, #4]
 8002b2a:	1b09      	subs	r1, r1, r4
 8002b2c:	60d1      	str	r1, [r2, #12]
      ret = qbufferAvailable(&uart_tbl[ch].qbuffer);
 8002b2e:	3308      	adds	r3, #8
 8002b30:	4418      	add	r0, r3
 8002b32:	3004      	adds	r0, #4
 8002b34:	f7ff fa9f 	bl	8002076 <qbufferAvailable>
  return ret;
 8002b38:	e7dc      	b.n	8002af4 <uartAvailable+0xc>
 8002b3a:	bf00      	nop
 8002b3c:	2000597c 	.word	0x2000597c

08002b40 <uartRead>:

  return true;
}

uint8_t uartRead(uint8_t ch)
{
 8002b40:	b510      	push	{r4, lr}
 8002b42:	b082      	sub	sp, #8
  uint8_t ret = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	f88d 3007 	strb.w	r3, [sp, #7]


  switch(ch)
 8002b4a:	4604      	mov	r4, r0
 8002b4c:	b160      	cbz	r0, 8002b68 <uartRead+0x28>
 8002b4e:	2801      	cmp	r0, #1
 8002b50:	d017      	beq.n	8002b82 <uartRead+0x42>

    case _DEF_UART2:
      qbufferRead(&uart_tbl[ch].qbuffer, &ret, 1);
      break;
  }
  uart_tbl[ch].rx_cnt++;
 8002b52:	4b12      	ldr	r3, [pc, #72]	@ (8002b9c <uartRead+0x5c>)
 8002b54:	2234      	movs	r2, #52	@ 0x34
 8002b56:	fb02 3304 	mla	r3, r2, r4, r3
 8002b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b5c:	3201      	adds	r2, #1
 8002b5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  return ret;
}
 8002b60:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002b64:	b002      	add	sp, #8
 8002b66:	bd10      	pop	{r4, pc}
      qbufferRead(&uart_tbl[ch].qbuffer, &ret, 1);
 8002b68:	2034      	movs	r0, #52	@ 0x34
 8002b6a:	fb04 f000 	mul.w	r0, r4, r0
 8002b6e:	3008      	adds	r0, #8
 8002b70:	4b0a      	ldr	r3, [pc, #40]	@ (8002b9c <uartRead+0x5c>)
 8002b72:	4418      	add	r0, r3
 8002b74:	2201      	movs	r2, #1
 8002b76:	f10d 0107 	add.w	r1, sp, #7
 8002b7a:	3004      	adds	r0, #4
 8002b7c:	f7ff fa4e 	bl	800201c <qbufferRead>
      break;
 8002b80:	e7e7      	b.n	8002b52 <uartRead+0x12>
      qbufferRead(&uart_tbl[ch].qbuffer, &ret, 1);
 8002b82:	2034      	movs	r0, #52	@ 0x34
 8002b84:	fb04 f000 	mul.w	r0, r4, r0
 8002b88:	3008      	adds	r0, #8
 8002b8a:	4b04      	ldr	r3, [pc, #16]	@ (8002b9c <uartRead+0x5c>)
 8002b8c:	4418      	add	r0, r3
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f10d 0107 	add.w	r1, sp, #7
 8002b94:	3004      	adds	r0, #4
 8002b96:	f7ff fa41 	bl	800201c <qbufferRead>
      break;
 8002b9a:	e7da      	b.n	8002b52 <uartRead+0x12>
 8002b9c:	2000597c 	.word	0x2000597c

08002ba0 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8002ba0:	b538      	push	{r3, r4, r5, lr}
 8002ba2:	4614      	mov	r4, r2
  uint32_t ret = 0;


  switch(ch)
 8002ba4:	4605      	mov	r5, r0
 8002ba6:	b150      	cbz	r0, 8002bbe <uartWrite+0x1e>
 8002ba8:	2801      	cmp	r0, #1
 8002baa:	d014      	beq.n	8002bd6 <uartWrite+0x36>
 8002bac:	2000      	movs	r0, #0
      {
        ret = length;
      }
      break;
  }
  uart_tbl[ch].tx_cnt += ret;
 8002bae:	4b11      	ldr	r3, [pc, #68]	@ (8002bf4 <uartWrite+0x54>)
 8002bb0:	2234      	movs	r2, #52	@ 0x34
 8002bb2:	fb02 3305 	mla	r3, r2, r5, r3
 8002bb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bb8:	4402      	add	r2, r0
 8002bba:	631a      	str	r2, [r3, #48]	@ 0x30

  return ret;
}
 8002bbc:	bd38      	pop	{r3, r4, r5, pc}
      if (HAL_UART_Transmit(uart_tbl[ch].p_huart, p_data, length, 100) == HAL_OK)
 8002bbe:	480d      	ldr	r0, [pc, #52]	@ (8002bf4 <uartWrite+0x54>)
 8002bc0:	2334      	movs	r3, #52	@ 0x34
 8002bc2:	fb03 0005 	mla	r0, r3, r5, r0
 8002bc6:	2364      	movs	r3, #100	@ 0x64
 8002bc8:	b292      	uxth	r2, r2
 8002bca:	6a00      	ldr	r0, [r0, #32]
 8002bcc:	f006 fdb6 	bl	800973c <HAL_UART_Transmit>
 8002bd0:	b160      	cbz	r0, 8002bec <uartWrite+0x4c>
  uint32_t ret = 0;
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	e7eb      	b.n	8002bae <uartWrite+0xe>
      if (HAL_UART_Transmit_DMA(uart_tbl[ch].p_huart, p_data, length) == HAL_OK)
 8002bd6:	4b07      	ldr	r3, [pc, #28]	@ (8002bf4 <uartWrite+0x54>)
 8002bd8:	2234      	movs	r2, #52	@ 0x34
 8002bda:	fb02 3300 	mla	r3, r2, r0, r3
 8002bde:	b2a2      	uxth	r2, r4
 8002be0:	6a18      	ldr	r0, [r3, #32]
 8002be2:	f006 f86f 	bl	8008cc4 <HAL_UART_Transmit_DMA>
 8002be6:	b118      	cbz	r0, 8002bf0 <uartWrite+0x50>
  uint32_t ret = 0;
 8002be8:	2000      	movs	r0, #0
 8002bea:	e7e0      	b.n	8002bae <uartWrite+0xe>
        ret = length;
 8002bec:	4620      	mov	r0, r4
 8002bee:	e7de      	b.n	8002bae <uartWrite+0xe>
        ret = length;
 8002bf0:	4620      	mov	r0, r4
 8002bf2:	e7dc      	b.n	8002bae <uartWrite+0xe>
 8002bf4:	2000597c 	.word	0x2000597c

08002bf8 <uartPrintf>:

  return ret;
}

uint32_t uartPrintf(uint8_t ch, const char *fmt, ...)
{
 8002bf8:	b40e      	push	{r1, r2, r3}
 8002bfa:	b510      	push	{r4, lr}
 8002bfc:	b0c3      	sub	sp, #268	@ 0x10c
 8002bfe:	4604      	mov	r4, r0
 8002c00:	ab45      	add	r3, sp, #276	@ 0x114
 8002c02:	f853 2b04 	ldr.w	r2, [r3], #4
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8002c06:	9301      	str	r3, [sp, #4]
  len = vsnprintf(buf, 256, fmt, args);
 8002c08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c0c:	a802      	add	r0, sp, #8
 8002c0e:	f008 fc53 	bl	800b4b8 <vsniprintf>
 8002c12:	4602      	mov	r2, r0

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8002c14:	a902      	add	r1, sp, #8
 8002c16:	4620      	mov	r0, r4
 8002c18:	f7ff ffc2 	bl	8002ba0 <uartWrite>

  va_end(args);


  return ret;
}
 8002c1c:	b043      	add	sp, #268	@ 0x10c
 8002c1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c22:	b003      	add	sp, #12
 8002c24:	4770      	bx	lr
	...

08002c28 <uartGetBaud>:
uint32_t uartGetBaud(uint8_t ch)
{
  uint32_t ret = 0;


  if (ch >= UART_MAX_CH) return 0;
 8002c28:	2801      	cmp	r0, #1
 8002c2a:	d805      	bhi.n	8002c38 <uartGetBaud+0x10>

  ret = uart_tbl[ch].baud;
 8002c2c:	4b03      	ldr	r3, [pc, #12]	@ (8002c3c <uartGetBaud+0x14>)
 8002c2e:	2234      	movs	r2, #52	@ 0x34
 8002c30:	fb02 3300 	mla	r3, r2, r0, r3
 8002c34:	6858      	ldr	r0, [r3, #4]

  return ret;
 8002c36:	4770      	bx	lr
  if (ch >= UART_MAX_CH) return 0;
 8002c38:	2000      	movs	r0, #0
}
 8002c3a:	4770      	bx	lr
 8002c3c:	2000597c 	.word	0x2000597c

08002c40 <cliUart>:
  return uart_tbl[ch].tx_cnt;
}

#if CLI_USE(HW_UART)
void cliUart(cli_args_t *args)
{
 8002c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c42:	b083      	sub	sp, #12
 8002c44:	4604      	mov	r4, r0
  bool ret = false;


  if (args->argc == 1 && args->isStr(0, "info"))
 8002c46:	8803      	ldrh	r3, [r0, #0]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d007      	beq.n	8002c5c <cliUart+0x1c>
  bool ret = false;
 8002c4c:	2500      	movs	r5, #0
      cliPrintf("_DEF_UART%d : %s, %d bps\n", i+1, uart_hw_tbl[i].p_msg, uartGetBaud(i));
    }
    ret = true;
  }

  if (args->argc == 2 && args->isStr(0, "test"))
 8002c4e:	8823      	ldrh	r3, [r4, #0]
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d01f      	beq.n	8002c94 <cliUart+0x54>
      cliPrintf("This is cliPort\n");
    }
    ret = true;
  }

  if (ret == false)
 8002c54:	2d00      	cmp	r5, #0
 8002c56:	d065      	beq.n	8002d24 <cliUart+0xe4>
  {
    cliPrintf("uart info\n");
    cliPrintf("uart test ch[1~%d]\n", HW_UART_MAX_CH);
  }
}
 8002c58:	b003      	add	sp, #12
 8002c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (args->argc == 1 && args->isStr(0, "info"))
 8002c5c:	6943      	ldr	r3, [r0, #20]
 8002c5e:	4935      	ldr	r1, [pc, #212]	@ (8002d34 <cliUart+0xf4>)
 8002c60:	2000      	movs	r0, #0
 8002c62:	4798      	blx	r3
 8002c64:	4605      	mov	r5, r0
 8002c66:	2800      	cmp	r0, #0
 8002c68:	d0f1      	beq.n	8002c4e <cliUart+0xe>
    for (int i=0; i<UART_MAX_CH; i++)
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	e00f      	b.n	8002c8e <cliUart+0x4e>
      cliPrintf("_DEF_UART%d : %s, %d bps\n", i+1, uart_hw_tbl[i].p_msg, uartGetBaud(i));
 8002c6e:	1c46      	adds	r6, r0, #1
 8002c70:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8002c74:	4b30      	ldr	r3, [pc, #192]	@ (8002d38 <cliUart+0xf8>)
 8002c76:	f853 7032 	ldr.w	r7, [r3, r2, lsl #3]
 8002c7a:	b2c0      	uxtb	r0, r0
 8002c7c:	f7ff ffd4 	bl	8002c28 <uartGetBaud>
 8002c80:	4603      	mov	r3, r0
 8002c82:	463a      	mov	r2, r7
 8002c84:	4631      	mov	r1, r6
 8002c86:	482d      	ldr	r0, [pc, #180]	@ (8002d3c <cliUart+0xfc>)
 8002c88:	f000 fe38 	bl	80038fc <cliPrintf>
    for (int i=0; i<UART_MAX_CH; i++)
 8002c8c:	4630      	mov	r0, r6
 8002c8e:	2801      	cmp	r0, #1
 8002c90:	dded      	ble.n	8002c6e <cliUart+0x2e>
 8002c92:	e7dc      	b.n	8002c4e <cliUart+0xe>
  if (args->argc == 2 && args->isStr(0, "test"))
 8002c94:	6963      	ldr	r3, [r4, #20]
 8002c96:	492a      	ldr	r1, [pc, #168]	@ (8002d40 <cliUart+0x100>)
 8002c98:	2000      	movs	r0, #0
 8002c9a:	4798      	blx	r3
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	d0d9      	beq.n	8002c54 <cliUart+0x14>
    uart_ch = constrain(args->getData(1), 1, UART_MAX_CH) - 1;
 8002ca0:	68a3      	ldr	r3, [r4, #8]
 8002ca2:	2001      	movs	r0, #1
 8002ca4:	4798      	blx	r3
 8002ca6:	2800      	cmp	r0, #0
 8002ca8:	dd0b      	ble.n	8002cc2 <cliUart+0x82>
 8002caa:	68a3      	ldr	r3, [r4, #8]
 8002cac:	2001      	movs	r0, #1
 8002cae:	4798      	blx	r3
 8002cb0:	2802      	cmp	r0, #2
 8002cb2:	dc0f      	bgt.n	8002cd4 <cliUart+0x94>
 8002cb4:	68a3      	ldr	r3, [r4, #8]
 8002cb6:	2001      	movs	r0, #1
 8002cb8:	4798      	blx	r3
 8002cba:	b2c4      	uxtb	r4, r0
 8002cbc:	3c01      	subs	r4, #1
 8002cbe:	b2e4      	uxtb	r4, r4
 8002cc0:	e000      	b.n	8002cc4 <cliUart+0x84>
 8002cc2:	2400      	movs	r4, #0
    if (uart_ch != cliGetPort())
 8002cc4:	f000 fda8 	bl	8003818 <cliGetPort>
 8002cc8:	42a0      	cmp	r0, r4
 8002cca:	d108      	bne.n	8002cde <cliUart+0x9e>
      cliPrintf("This is cliPort\n");
 8002ccc:	481d      	ldr	r0, [pc, #116]	@ (8002d44 <cliUart+0x104>)
 8002cce:	f000 fe15 	bl	80038fc <cliPrintf>
 8002cd2:	e7c1      	b.n	8002c58 <cliUart+0x18>
    uart_ch = constrain(args->getData(1), 1, UART_MAX_CH) - 1;
 8002cd4:	2401      	movs	r4, #1
 8002cd6:	e7f5      	b.n	8002cc4 <cliUart+0x84>
        if (cliAvailable() > 0)
 8002cd8:	f000 fe00 	bl	80038dc <cliAvailable>
 8002cdc:	b978      	cbnz	r0, 8002cfe <cliUart+0xbe>
        if (uartAvailable(uart_ch) > 0)
 8002cde:	4620      	mov	r0, r4
 8002ce0:	f7ff ff02 	bl	8002ae8 <uartAvailable>
 8002ce4:	2800      	cmp	r0, #0
 8002ce6:	d0f7      	beq.n	8002cd8 <cliUart+0x98>
          rx_data = uartRead(uart_ch);
 8002ce8:	4620      	mov	r0, r4
 8002cea:	f7ff ff29 	bl	8002b40 <uartRead>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	f88d 0007 	strb.w	r0, [sp, #7]
          cliPrintf("<- _DEF_UART%d RX : 0x%X\n", uart_ch + 1, rx_data);
 8002cf4:	1c61      	adds	r1, r4, #1
 8002cf6:	4814      	ldr	r0, [pc, #80]	@ (8002d48 <cliUart+0x108>)
 8002cf8:	f000 fe00 	bl	80038fc <cliPrintf>
 8002cfc:	e7ec      	b.n	8002cd8 <cliUart+0x98>
          rx_data = cliRead();
 8002cfe:	f000 fdf5 	bl	80038ec <cliRead>
 8002d02:	f88d 0007 	strb.w	r0, [sp, #7]
          if (rx_data == 'q')
 8002d06:	2871      	cmp	r0, #113	@ 0x71
 8002d08:	d0a6      	beq.n	8002c58 <cliUart+0x18>
            uartWrite(uart_ch, &rx_data, 1);
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f10d 0107 	add.w	r1, sp, #7
 8002d10:	4620      	mov	r0, r4
 8002d12:	f7ff ff45 	bl	8002ba0 <uartWrite>
            cliPrintf("-> _DEF_UART%d TX : 0x%X\n", uart_ch + 1, rx_data);
 8002d16:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8002d1a:	1c61      	adds	r1, r4, #1
 8002d1c:	480b      	ldr	r0, [pc, #44]	@ (8002d4c <cliUart+0x10c>)
 8002d1e:	f000 fded 	bl	80038fc <cliPrintf>
 8002d22:	e7dc      	b.n	8002cde <cliUart+0x9e>
    cliPrintf("uart info\n");
 8002d24:	480a      	ldr	r0, [pc, #40]	@ (8002d50 <cliUart+0x110>)
 8002d26:	f000 fde9 	bl	80038fc <cliPrintf>
    cliPrintf("uart test ch[1~%d]\n", HW_UART_MAX_CH);
 8002d2a:	2102      	movs	r1, #2
 8002d2c:	4809      	ldr	r0, [pc, #36]	@ (8002d54 <cliUart+0x114>)
 8002d2e:	f000 fde5 	bl	80038fc <cliPrintf>
}
 8002d32:	e791      	b.n	8002c58 <cliUart+0x18>
 8002d34:	0800ebc8 	.word	0x0800ebc8
 8002d38:	0800efe4 	.word	0x0800efe4
 8002d3c:	0800ef3c 	.word	0x0800ef3c
 8002d40:	0800eef8 	.word	0x0800eef8
 8002d44:	0800ef90 	.word	0x0800ef90
 8002d48:	0800ef58 	.word	0x0800ef58
 8002d4c:	0800ef74 	.word	0x0800ef74
 8002d50:	0800efa4 	.word	0x0800efa4
 8002d54:	0800efb0 	.word	0x0800efb0

08002d58 <hanUniFontLoad>:
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
  }
}

void hanUniFontLoad(char *HanCode, han_font_t *FontPtr)
{
 8002d58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d5c:	460c      	mov	r4, r1
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;




  utf16 = (uint8_t)(HanCode[0] & 0x0f) << 12 | (uint8_t)(HanCode[1] & 0x3f) << 6 | (uint8_t)(HanCode[2] & 0x3f);
 8002d5e:	7802      	ldrb	r2, [r0, #0]
 8002d60:	7843      	ldrb	r3, [r0, #1]
 8002d62:	019b      	lsls	r3, r3, #6
 8002d64:	f403 637c 	and.w	r3, r3, #4032	@ 0xfc0
 8002d68:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002d6c:	b21b      	sxth	r3, r3
 8002d6e:	7882      	ldrb	r2, [r0, #2]
 8002d70:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8002d74:	4313      	orrs	r3, r2
 8002d76:	b29b      	uxth	r3, r3


  //seperate phoneme code
  utf16 -= 0xac00;
 8002d78:	f503 43a8 	add.w	r3, r3, #21504	@ 0x5400
 8002d7c:	b298      	uxth	r0, r3
  uJongsung  = utf16 % 28;
 8002d7e:	f3c3 038d 	ubfx	r3, r3, #2, #14
 8002d82:	4a41      	ldr	r2, [pc, #260]	@ (8002e88 <hanUniFontLoad+0x130>)
 8002d84:	fba2 2303 	umull	r2, r3, r2, r3
 8002d88:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8002d8c:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
 8002d90:	b280      	uxth	r0, r0
 8002d92:	493e      	ldr	r1, [pc, #248]	@ (8002e8c <hanUniFontLoad+0x134>)
 8002d94:	8008      	strh	r0, [r1, #0]
  utf16 /= 28;
 8002d96:	b29b      	uxth	r3, r3
  uJoongsung = utf16 % 21;
 8002d98:	4a3d      	ldr	r2, [pc, #244]	@ (8002e90 <hanUniFontLoad+0x138>)
 8002d9a:	fba2 5203 	umull	r5, r2, r2, r3
 8002d9e:	1a9d      	subs	r5, r3, r2
 8002da0:	eb02 0255 	add.w	r2, r2, r5, lsr #1
 8002da4:	0912      	lsrs	r2, r2, #4
 8002da6:	eb02 0542 	add.w	r5, r2, r2, lsl #1
 8002daa:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3
 8002dae:	1b5b      	subs	r3, r3, r5
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	4d38      	ldr	r5, [pc, #224]	@ (8002e94 <hanUniFontLoad+0x13c>)
 8002db4:	802b      	strh	r3, [r5, #0]
  uChosung   = utf16 / 21;
 8002db6:	b292      	uxth	r2, r2
 8002db8:	4e37      	ldr	r6, [pc, #220]	@ (8002e98 <hanUniFontLoad+0x140>)
 8002dba:	8032      	strh	r2, [r6, #0]


  //make font index
  uChosung   = UniChoIdxTbl[uChosung];    //Chosung index
 8002dbc:	4f37      	ldr	r7, [pc, #220]	@ (8002e9c <hanUniFontLoad+0x144>)
 8002dbe:	5cbf      	ldrb	r7, [r7, r2]
 8002dc0:	8037      	strh	r7, [r6, #0]
  uJoongsung = UniJooIdxTbl[uJoongsung];  //Joongsung index
 8002dc2:	4a37      	ldr	r2, [pc, #220]	@ (8002ea0 <hanUniFontLoad+0x148>)
 8002dc4:	5cd6      	ldrb	r6, [r2, r3]
 8002dc6:	802e      	strh	r6, [r5, #0]
  uJongsung  = UniJonIdxTbl[uJongsung];   //Jongsung index
 8002dc8:	4b36      	ldr	r3, [pc, #216]	@ (8002ea4 <hanUniFontLoad+0x14c>)
 8002dca:	f813 9000 	ldrb.w	r9, [r3, r0]
 8002dce:	f8a1 9000 	strh.w	r9, [r1]


  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8002dd2:	f1b9 0f00 	cmp.w	r9, #0
 8002dd6:	d00b      	beq.n	8002df0 <hanUniFontLoad+0x98>
 8002dd8:	4b33      	ldr	r3, [pc, #204]	@ (8002ea8 <hanUniFontLoad+0x150>)
 8002dda:	f813 e006 	ldrb.w	lr, [r3, r6]
 8002dde:	4b33      	ldr	r3, [pc, #204]	@ (8002eac <hanUniFontLoad+0x154>)
 8002de0:	f8a3 e000 	strh.w	lr, [r3]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8002de4:	2f01      	cmp	r7, #1
 8002de6:	d909      	bls.n	8002dfc <hanUniFontLoad+0xa4>
 8002de8:	2f10      	cmp	r7, #16
 8002dea:	d005      	beq.n	8002df8 <hanUniFontLoad+0xa0>
 8002dec:	2501      	movs	r5, #1
 8002dee:	e006      	b.n	8002dfe <hanUniFontLoad+0xa6>
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8002df0:	4b2f      	ldr	r3, [pc, #188]	@ (8002eb0 <hanUniFontLoad+0x158>)
 8002df2:	f813 e006 	ldrb.w	lr, [r3, r6]
 8002df6:	e7f2      	b.n	8002dde <hanUniFontLoad+0x86>
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8002df8:	2500      	movs	r5, #0
 8002dfa:	e000      	b.n	8002dfe <hanUniFontLoad+0xa6>
 8002dfc:	2500      	movs	r5, #0
 8002dfe:	b2ad      	uxth	r5, r5
 8002e00:	f1b9 0f00 	cmp.w	r9, #0
 8002e04:	d00b      	beq.n	8002e1e <hanUniFontLoad+0xc6>
 8002e06:	2302      	movs	r3, #2
 8002e08:	441d      	add	r5, r3
 8002e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb4 <hanUniFontLoad+0x15c>)
 8002e0c:	801d      	strh	r5, [r3, #0]
  uJonType = JonType[uJoongsung];
 8002e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb8 <hanUniFontLoad+0x160>)
 8002e10:	f813 8006 	ldrb.w	r8, [r3, r6]
 8002e14:	4b29      	ldr	r3, [pc, #164]	@ (8002ebc <hanUniFontLoad+0x164>)
 8002e16:	f8a3 8000 	strh.w	r8, [r3]

  for(i = 0; i<32; i++)
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e01a      	b.n	8002e54 <hanUniFontLoad+0xfc>
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8002e1e:	464b      	mov	r3, r9
 8002e20:	e7f2      	b.n	8002e08 <hanUniFontLoad+0xb0>
  {
    FontPtr->FontBuffer[i]  = (uint8_t)K_font[uChoType*20+uChosung][i];
 8002e22:	eb0e 028e 	add.w	r2, lr, lr, lsl #2
 8002e26:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8002e2a:	4925      	ldr	r1, [pc, #148]	@ (8002ec0 <hanUniFontLoad+0x168>)
 8002e2c:	eb01 1242 	add.w	r2, r1, r2, lsl #5
 8002e30:	5cd0      	ldrb	r0, [r2, r3]
 8002e32:	eb04 0c03 	add.w	ip, r4, r3
 8002e36:	f88c 0006 	strb.w	r0, [ip, #6]
    FontPtr->FontBuffer[i] |= (uint8_t)K_font[160 + uJooType*22+uJoongsung][i];
 8002e3a:	2216      	movs	r2, #22
 8002e3c:	fb05 f202 	mul.w	r2, r5, r2
 8002e40:	32a0      	adds	r2, #160	@ 0xa0
 8002e42:	4432      	add	r2, r6
 8002e44:	eb01 1142 	add.w	r1, r1, r2, lsl #5
 8002e48:	5cca      	ldrb	r2, [r1, r3]
 8002e4a:	4310      	orrs	r0, r2
 8002e4c:	f88c 0006 	strb.w	r0, [ip, #6]
  for(i = 0; i<32; i++)
 8002e50:	3301      	adds	r3, #1
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	2b1f      	cmp	r3, #31
 8002e56:	d9e4      	bls.n	8002e22 <hanUniFontLoad+0xca>
  }

  //combine Jongsung
  if(uJongsung)
 8002e58:	f1b9 0f00 	cmp.w	r9, #0
 8002e5c:	d101      	bne.n	8002e62 <hanUniFontLoad+0x10a>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
  }
}
 8002e5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8002e62:	2200      	movs	r2, #0
 8002e64:	2a1f      	cmp	r2, #31
 8002e66:	d8fa      	bhi.n	8002e5e <hanUniFontLoad+0x106>
 8002e68:	18a5      	adds	r5, r4, r2
 8002e6a:	79a9      	ldrb	r1, [r5, #6]
 8002e6c:	ebc8 03c8 	rsb	r3, r8, r8, lsl #3
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	33f8      	adds	r3, #248	@ 0xf8
 8002e74:	444b      	add	r3, r9
 8002e76:	4812      	ldr	r0, [pc, #72]	@ (8002ec0 <hanUniFontLoad+0x168>)
 8002e78:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8002e7c:	5c9b      	ldrb	r3, [r3, r2]
 8002e7e:	430b      	orrs	r3, r1
 8002e80:	71ab      	strb	r3, [r5, #6]
 8002e82:	3201      	adds	r2, #1
 8002e84:	b292      	uxth	r2, r2
 8002e86:	e7ed      	b.n	8002e64 <hanUniFontLoad+0x10c>
 8002e88:	24924925 	.word	0x24924925
 8002e8c:	200059f0 	.word	0x200059f0
 8002e90:	86186187 	.word	0x86186187
 8002e94:	200059ee 	.word	0x200059ee
 8002e98:	200059ec 	.word	0x200059ec
 8002e9c:	08013024 	.word	0x08013024
 8002ea0:	08013004 	.word	0x08013004
 8002ea4:	08012fe4 	.word	0x08012fe4
 8002ea8:	08012fb4 	.word	0x08012fb4
 8002eac:	200059ea 	.word	0x200059ea
 8002eb0:	08012fcc 	.word	0x08012fcc
 8002eb4:	200059e8 	.word	0x200059e8
 8002eb8:	08012f9c 	.word	0x08012f9c
 8002ebc:	200059e6 	.word	0x200059e6
 8002ec0:	0800f040 	.word	0x0800f040

08002ec4 <hanEngFontLoad>:
void hanEngFontLoad(char *HanCode, han_font_t *FontPtr)
{
  uint16_t i;
  char EngCode;

  EngCode = *HanCode;
 8002ec4:	f890 c000 	ldrb.w	ip, [r0]

  EngCode -= 0x20;  // FONT   .
 8002ec8:	f1ac 0c20 	sub.w	ip, ip, #32
 8002ecc:	fa5f fc8c 	uxtb.w	ip, ip

  for ( i = 0 ; i < 16 ; i++ )
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e007      	b.n	8002ee4 <hanEngFontLoad+0x20>
  {
     FontPtr->FontBuffer[ i ] = (char)wEngFon[(int)EngCode][i];
 8002ed4:	4a05      	ldr	r2, [pc, #20]	@ (8002eec <hanEngFontLoad+0x28>)
 8002ed6:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 8002eda:	5cd0      	ldrb	r0, [r2, r3]
 8002edc:	18ca      	adds	r2, r1, r3
 8002ede:	7190      	strb	r0, [r2, #6]
  for ( i = 0 ; i < 16 ; i++ )
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	2b0f      	cmp	r3, #15
 8002ee6:	d9f5      	bls.n	8002ed4 <hanEngFontLoad+0x10>
  }
}
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	080130a4 	.word	0x080130a4

08002ef0 <hanCnvCodeWan2Johab>:
uint16_t hanCnvCodeWan2Johab(uint16_t WanCode)
{
  int index;
  uint16_t hcode, lcode;

  hcode = (WanCode >> 8) & 0xFF;
 8002ef0:	0a03      	lsrs	r3, r0, #8
  lcode = WanCode & 0x0ff;
 8002ef2:	b2c0      	uxtb	r0, r0

  index = (hcode - 0x0B0) * 94 + (lcode - 0x0A1);
 8002ef4:	3bb0      	subs	r3, #176	@ 0xb0
 8002ef6:	38a1      	subs	r0, #161	@ 0xa1
 8002ef8:	225e      	movs	r2, #94	@ 0x5e
 8002efa:	fb02 0003 	mla	r0, r2, r3, r0

  return wWanToJohabTable[index];
}
 8002efe:	4b02      	ldr	r3, [pc, #8]	@ (8002f08 <hanCnvCodeWan2Johab+0x18>)
 8002f00:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	08011d40 	.word	0x08011d40

08002f0c <hanWanFontLoad>:
{
 8002f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f10:	460c      	mov	r4, r1
  wHanCode = (uint16_t)HanCode[0]<<8  | ((uint16_t)HanCode[1] & 0x00FF);
 8002f12:	7802      	ldrb	r2, [r0, #0]
 8002f14:	7840      	ldrb	r0, [r0, #1]
  wHanCode = hanCnvCodeWan2Johab(wHanCode);
 8002f16:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 8002f1a:	f7ff ffe9 	bl	8002ef0 <hanCnvCodeWan2Johab>
  uChosung   = (wHanCode>>10)&0x001F;//Chosung code
 8002f1e:	f3c0 2684 	ubfx	r6, r0, #10, #5
 8002f22:	4d38      	ldr	r5, [pc, #224]	@ (8003004 <hanWanFontLoad+0xf8>)
 8002f24:	802e      	strh	r6, [r5, #0]
  uJoongsung = (wHanCode>>5) &0x001F;//Joongsung code
 8002f26:	f3c0 1144 	ubfx	r1, r0, #5, #5
 8002f2a:	4a37      	ldr	r2, [pc, #220]	@ (8003008 <hanWanFontLoad+0xfc>)
 8002f2c:	8011      	strh	r1, [r2, #0]
  uJongsung  = wHanCode & 0x001F;    //Jongsung code
 8002f2e:	f000 001f 	and.w	r0, r0, #31
 8002f32:	4b36      	ldr	r3, [pc, #216]	@ (800300c <hanWanFontLoad+0x100>)
 8002f34:	8018      	strh	r0, [r3, #0]
  uChosung   = ChoIdxTbl[uChosung];    //Chosung index
 8002f36:	4f36      	ldr	r7, [pc, #216]	@ (8003010 <hanWanFontLoad+0x104>)
 8002f38:	5dbf      	ldrb	r7, [r7, r6]
 8002f3a:	802f      	strh	r7, [r5, #0]
  uJoongsung = JooIdxTbl[uJoongsung];  //Joongsung index
 8002f3c:	4d35      	ldr	r5, [pc, #212]	@ (8003014 <hanWanFontLoad+0x108>)
 8002f3e:	5c6e      	ldrb	r6, [r5, r1]
 8002f40:	8016      	strh	r6, [r2, #0]
  uJongsung  = JonIdxTbl[uJongsung];   //Jongsung index
 8002f42:	4a35      	ldr	r2, [pc, #212]	@ (8003018 <hanWanFontLoad+0x10c>)
 8002f44:	f812 9000 	ldrb.w	r9, [r2, r0]
 8002f48:	f8a3 9000 	strh.w	r9, [r3]
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8002f4c:	f1b9 0f00 	cmp.w	r9, #0
 8002f50:	d00b      	beq.n	8002f6a <hanWanFontLoad+0x5e>
 8002f52:	4b32      	ldr	r3, [pc, #200]	@ (800301c <hanWanFontLoad+0x110>)
 8002f54:	f813 e006 	ldrb.w	lr, [r3, r6]
 8002f58:	4b31      	ldr	r3, [pc, #196]	@ (8003020 <hanWanFontLoad+0x114>)
 8002f5a:	f8a3 e000 	strh.w	lr, [r3]
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8002f5e:	2f01      	cmp	r7, #1
 8002f60:	d909      	bls.n	8002f76 <hanWanFontLoad+0x6a>
 8002f62:	2f10      	cmp	r7, #16
 8002f64:	d005      	beq.n	8002f72 <hanWanFontLoad+0x66>
 8002f66:	2501      	movs	r5, #1
 8002f68:	e006      	b.n	8002f78 <hanWanFontLoad+0x6c>
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8002f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003024 <hanWanFontLoad+0x118>)
 8002f6c:	f813 e006 	ldrb.w	lr, [r3, r6]
 8002f70:	e7f2      	b.n	8002f58 <hanWanFontLoad+0x4c>
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8002f72:	2500      	movs	r5, #0
 8002f74:	e000      	b.n	8002f78 <hanWanFontLoad+0x6c>
 8002f76:	2500      	movs	r5, #0
 8002f78:	b2ad      	uxth	r5, r5
 8002f7a:	f1b9 0f00 	cmp.w	r9, #0
 8002f7e:	d00b      	beq.n	8002f98 <hanWanFontLoad+0x8c>
 8002f80:	2302      	movs	r3, #2
 8002f82:	441d      	add	r5, r3
 8002f84:	4b28      	ldr	r3, [pc, #160]	@ (8003028 <hanWanFontLoad+0x11c>)
 8002f86:	801d      	strh	r5, [r3, #0]
  uJonType = JonType[uJoongsung];
 8002f88:	4b28      	ldr	r3, [pc, #160]	@ (800302c <hanWanFontLoad+0x120>)
 8002f8a:	f813 8006 	ldrb.w	r8, [r3, r6]
 8002f8e:	4b28      	ldr	r3, [pc, #160]	@ (8003030 <hanWanFontLoad+0x124>)
 8002f90:	f8a3 8000 	strh.w	r8, [r3]
  for(i = 0; i<32; i++)
 8002f94:	2300      	movs	r3, #0
 8002f96:	e01a      	b.n	8002fce <hanWanFontLoad+0xc2>
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8002f98:	464b      	mov	r3, r9
 8002f9a:	e7f2      	b.n	8002f82 <hanWanFontLoad+0x76>
    FontPtr->FontBuffer[i]  = K_font[uChoType*20+uChosung][i];
 8002f9c:	eb0e 028e 	add.w	r2, lr, lr, lsl #2
 8002fa0:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8002fa4:	4923      	ldr	r1, [pc, #140]	@ (8003034 <hanWanFontLoad+0x128>)
 8002fa6:	eb01 1242 	add.w	r2, r1, r2, lsl #5
 8002faa:	5cd0      	ldrb	r0, [r2, r3]
 8002fac:	eb04 0c03 	add.w	ip, r4, r3
 8002fb0:	f88c 0006 	strb.w	r0, [ip, #6]
    FontPtr->FontBuffer[i] |= K_font[160 + uJooType*22+uJoongsung][i];
 8002fb4:	2216      	movs	r2, #22
 8002fb6:	fb05 f202 	mul.w	r2, r5, r2
 8002fba:	32a0      	adds	r2, #160	@ 0xa0
 8002fbc:	4432      	add	r2, r6
 8002fbe:	eb01 1142 	add.w	r1, r1, r2, lsl #5
 8002fc2:	5cca      	ldrb	r2, [r1, r3]
 8002fc4:	4310      	orrs	r0, r2
 8002fc6:	f88c 0006 	strb.w	r0, [ip, #6]
  for(i = 0; i<32; i++)
 8002fca:	3301      	adds	r3, #1
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	2b1f      	cmp	r3, #31
 8002fd0:	d9e4      	bls.n	8002f9c <hanWanFontLoad+0x90>
  if(uJongsung)
 8002fd2:	f1b9 0f00 	cmp.w	r9, #0
 8002fd6:	d101      	bne.n	8002fdc <hanWanFontLoad+0xd0>
}
 8002fd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8002fdc:	2200      	movs	r2, #0
 8002fde:	2a1f      	cmp	r2, #31
 8002fe0:	d8fa      	bhi.n	8002fd8 <hanWanFontLoad+0xcc>
 8002fe2:	18a5      	adds	r5, r4, r2
 8002fe4:	79a9      	ldrb	r1, [r5, #6]
 8002fe6:	ebc8 03c8 	rsb	r3, r8, r8, lsl #3
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	33f8      	adds	r3, #248	@ 0xf8
 8002fee:	444b      	add	r3, r9
 8002ff0:	4810      	ldr	r0, [pc, #64]	@ (8003034 <hanWanFontLoad+0x128>)
 8002ff2:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8002ff6:	5c9b      	ldrb	r3, [r3, r2]
 8002ff8:	430b      	orrs	r3, r1
 8002ffa:	71ab      	strb	r3, [r5, #6]
 8002ffc:	3201      	adds	r2, #1
 8002ffe:	b292      	uxth	r2, r2
 8003000:	e7ed      	b.n	8002fde <hanWanFontLoad+0xd2>
 8003002:	bf00      	nop
 8003004:	200059fc 	.word	0x200059fc
 8003008:	200059fa 	.word	0x200059fa
 800300c:	200059f8 	.word	0x200059f8
 8003010:	08013084 	.word	0x08013084
 8003014:	08013064 	.word	0x08013064
 8003018:	08013044 	.word	0x08013044
 800301c:	08012fb4 	.word	0x08012fb4
 8003020:	200059f6 	.word	0x200059f6
 8003024:	08012fcc 	.word	0x08012fcc
 8003028:	200059f4 	.word	0x200059f4
 800302c:	08012f9c 	.word	0x08012f9c
 8003030:	200059f2 	.word	0x200059f2
 8003034:	0800f040 	.word	0x0800f040

08003038 <hanFontLoad>:
{
 8003038:	b570      	push	{r4, r5, r6, lr}
 800303a:	4605      	mov	r5, r0
 800303c:	460c      	mov	r4, r1
  memset(FontPtr->FontBuffer, 0x00, 32);
 800303e:	2220      	movs	r2, #32
 8003040:	2100      	movs	r1, #0
 8003042:	1da0      	adds	r0, r4, #6
 8003044:	f008 fa46 	bl	800b4d4 <memset>
  FontPtr->Code_Type = PHAN_NULL_CODE;
 8003048:	2300      	movs	r3, #0
 800304a:	80a3      	strh	r3, [r4, #4]
  if( !HanCode[0] || HanCode[0] == 0x0A )   //  
 800304c:	782b      	ldrb	r3, [r5, #0]
 800304e:	b1cb      	cbz	r3, 8003084 <hanFontLoad+0x4c>
 8003050:	2b0a      	cmp	r3, #10
 8003052:	d017      	beq.n	8003084 <hanFontLoad+0x4c>
  else if( HanCode[0] & 0x80 )              //  
 8003054:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003058:	d022      	beq.n	80030a0 <hanFontLoad+0x68>
    utf8_code = ((uint8_t)HanCode[0]<<16) | ((uint8_t)HanCode[1]<<8) | ((uint8_t)HanCode[2]<<0);
 800305a:	786a      	ldrb	r2, [r5, #1]
 800305c:	0212      	lsls	r2, r2, #8
 800305e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8003062:	78aa      	ldrb	r2, [r5, #2]
 8003064:	4313      	orrs	r3, r2
    if (utf8_code >= 0xEAB080 && utf8_code <= 0xED9FB0)
 8003066:	4a13      	ldr	r2, [pc, #76]	@ (80030b4 <hanFontLoad+0x7c>)
 8003068:	441a      	add	r2, r3
 800306a:	4b13      	ldr	r3, [pc, #76]	@ (80030b8 <hanFontLoad+0x80>)
 800306c:	429a      	cmp	r2, r3
 800306e:	d80e      	bhi.n	800308e <hanFontLoad+0x56>
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8003070:	2301      	movs	r3, #1
 8003072:	80a3      	strh	r3, [r4, #4]
      FontPtr->Size_Char = 3;
 8003074:	2303      	movs	r3, #3
 8003076:	8063      	strh	r3, [r4, #2]
      hanUniFontLoad(HanCode, FontPtr);
 8003078:	4621      	mov	r1, r4
 800307a:	4628      	mov	r0, r5
 800307c:	f7ff fe6c 	bl	8002d58 <hanUniFontLoad>
    return PHAN_HANGUL_CODE;
 8003080:	2001      	movs	r0, #1
}
 8003082:	bd70      	pop	{r4, r5, r6, pc}
    FontPtr->Code_Type = PHAN_END_CODE;
 8003084:	2004      	movs	r0, #4
 8003086:	80a0      	strh	r0, [r4, #4]
    FontPtr->Size_Char = 1;
 8003088:	2301      	movs	r3, #1
 800308a:	8063      	strh	r3, [r4, #2]
    return PHAN_END_CODE;
 800308c:	e7f9      	b.n	8003082 <hanFontLoad+0x4a>
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 800308e:	2301      	movs	r3, #1
 8003090:	80a3      	strh	r3, [r4, #4]
      FontPtr->Size_Char = 2;
 8003092:	2302      	movs	r3, #2
 8003094:	8063      	strh	r3, [r4, #2]
      hanWanFontLoad(HanCode, FontPtr );
 8003096:	4621      	mov	r1, r4
 8003098:	4628      	mov	r0, r5
 800309a:	f7ff ff37 	bl	8002f0c <hanWanFontLoad>
 800309e:	e7ef      	b.n	8003080 <hanFontLoad+0x48>
    FontPtr->Code_Type = PHAN_ENG_CODE;
 80030a0:	2602      	movs	r6, #2
 80030a2:	80a6      	strh	r6, [r4, #4]
    FontPtr->Size_Char = 1;
 80030a4:	2301      	movs	r3, #1
 80030a6:	8063      	strh	r3, [r4, #2]
    hanEngFontLoad(HanCode, FontPtr);
 80030a8:	4621      	mov	r1, r4
 80030aa:	4628      	mov	r0, r5
 80030ac:	f7ff ff0a 	bl	8002ec4 <hanEngFontLoad>
    return PHAN_ENG_CODE;
 80030b0:	4630      	mov	r0, r6
 80030b2:	e7e6      	b.n	8003082 <hanFontLoad+0x4a>
 80030b4:	ff154f80 	.word	0xff154f80
 80030b8:	0002ef30 	.word	0x0002ef30

080030bc <ssd1306SetWindow>:
  return true;
}

void ssd1306SetWindow(int32_t x0, int32_t y0, int32_t x1, int32_t y1)
{
}
 80030bc:	4770      	bx	lr

080030be <ssd1306GetWidth>:

uint16_t ssd1306GetWidth(void)
{
  return LCD_WIDTH;
}
 80030be:	2080      	movs	r0, #128	@ 0x80
 80030c0:	4770      	bx	lr

080030c2 <ssd1306GetHeight>:

uint16_t ssd1306GetHeight(void)
{
  return LCD_HEIGHT;
}
 80030c2:	2040      	movs	r0, #64	@ 0x40
 80030c4:	4770      	bx	lr
	...

080030c8 <ssd1306SetCallBack>:
  return true;
}

bool ssd1306SetCallBack(void (*p_func)(void))
{
  frameCallBack = p_func;
 80030c8:	4b01      	ldr	r3, [pc, #4]	@ (80030d0 <ssd1306SetCallBack+0x8>)
 80030ca:	6018      	str	r0, [r3, #0]

  return true;
}
 80030cc:	2001      	movs	r0, #1
 80030ce:	4770      	bx	lr
 80030d0:	20005e00 	.word	0x20005e00

080030d4 <ssd1306Fill>:

void ssd1306Fill(uint16_t color)
{
  uint32_t i;

  for(i = 0; i < sizeof(ssd1306_buffer); i++)
 80030d4:	2300      	movs	r3, #0
 80030d6:	e003      	b.n	80030e0 <ssd1306Fill+0xc>
  {
    ssd1306_buffer[i] = (color > 0) ? 0xFF : 0x00;
 80030d8:	2100      	movs	r1, #0
 80030da:	4a05      	ldr	r2, [pc, #20]	@ (80030f0 <ssd1306Fill+0x1c>)
 80030dc:	54d1      	strb	r1, [r2, r3]
  for(i = 0; i < sizeof(ssd1306_buffer); i++)
 80030de:	3301      	adds	r3, #1
 80030e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030e4:	d203      	bcs.n	80030ee <ssd1306Fill+0x1a>
    ssd1306_buffer[i] = (color > 0) ? 0xFF : 0x00;
 80030e6:	2800      	cmp	r0, #0
 80030e8:	d0f6      	beq.n	80030d8 <ssd1306Fill+0x4>
 80030ea:	21ff      	movs	r1, #255	@ 0xff
 80030ec:	e7f5      	b.n	80030da <ssd1306Fill+0x6>
  }
}
 80030ee:	4770      	bx	lr
 80030f0:	20005a00 	.word	0x20005a00

080030f4 <ssd1306DrawPixel>:
}
#endif

void ssd1306DrawPixel(uint8_t x, uint8_t y, uint16_t color)
{
  if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 80030f4:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80030f8:	d11f      	bne.n	800313a <ssd1306DrawPixel+0x46>
 80030fa:	293f      	cmp	r1, #63	@ 0x3f
 80030fc:	d81d      	bhi.n	800313a <ssd1306DrawPixel+0x46>
{
 80030fe:	b410      	push	{r4}
  {
    return;
  }


  if (color > 0)
 8003100:	b16a      	cbz	r2, 800311e <ssd1306DrawPixel+0x2a>
  {
    ssd1306_buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003102:	08cb      	lsrs	r3, r1, #3
 8003104:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8003108:	4c0c      	ldr	r4, [pc, #48]	@ (800313c <ssd1306DrawPixel+0x48>)
 800310a:	5c23      	ldrb	r3, [r4, r0]
 800310c:	f001 0107 	and.w	r1, r1, #7
 8003110:	2201      	movs	r2, #1
 8003112:	408a      	lsls	r2, r1
 8003114:	4313      	orrs	r3, r2
 8003116:	5423      	strb	r3, [r4, r0]
  }
  else
  {
    ssd1306_buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
  }
}
 8003118:	f85d 4b04 	ldr.w	r4, [sp], #4
 800311c:	4770      	bx	lr
    ssd1306_buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800311e:	08cb      	lsrs	r3, r1, #3
 8003120:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8003124:	4c05      	ldr	r4, [pc, #20]	@ (800313c <ssd1306DrawPixel+0x48>)
 8003126:	5c22      	ldrb	r2, [r4, r0]
 8003128:	f001 0107 	and.w	r1, r1, #7
 800312c:	2301      	movs	r3, #1
 800312e:	408b      	lsls	r3, r1
 8003130:	43db      	mvns	r3, r3
 8003132:	b25b      	sxtb	r3, r3
 8003134:	4013      	ands	r3, r2
 8003136:	5423      	strb	r3, [r4, r0]
 8003138:	e7ee      	b.n	8003118 <ssd1306DrawPixel+0x24>
 800313a:	4770      	bx	lr
 800313c:	20005a00 	.word	0x20005a00

08003140 <ssd1306InitDriver>:
  p_driver->init        = ssd1306Init;
 8003140:	4b07      	ldr	r3, [pc, #28]	@ (8003160 <ssd1306InitDriver+0x20>)
 8003142:	6003      	str	r3, [r0, #0]
  p_driver->reset       = ssd1306Reset;
 8003144:	4b07      	ldr	r3, [pc, #28]	@ (8003164 <ssd1306InitDriver+0x24>)
 8003146:	6043      	str	r3, [r0, #4]
  p_driver->setWindow   = ssd1306SetWindow;
 8003148:	4b07      	ldr	r3, [pc, #28]	@ (8003168 <ssd1306InitDriver+0x28>)
 800314a:	6083      	str	r3, [r0, #8]
  p_driver->getWidth    = ssd1306GetWidth;
 800314c:	4b07      	ldr	r3, [pc, #28]	@ (800316c <ssd1306InitDriver+0x2c>)
 800314e:	6103      	str	r3, [r0, #16]
  p_driver->getHeight   = ssd1306GetHeight;
 8003150:	4b07      	ldr	r3, [pc, #28]	@ (8003170 <ssd1306InitDriver+0x30>)
 8003152:	6143      	str	r3, [r0, #20]
  p_driver->setCallBack = ssd1306SetCallBack;
 8003154:	4b07      	ldr	r3, [pc, #28]	@ (8003174 <ssd1306InitDriver+0x34>)
 8003156:	6183      	str	r3, [r0, #24]
  p_driver->sendBuffer  = ssd1306SendBuffer;
 8003158:	4b07      	ldr	r3, [pc, #28]	@ (8003178 <ssd1306InitDriver+0x38>)
 800315a:	61c3      	str	r3, [r0, #28]
}
 800315c:	2001      	movs	r0, #1
 800315e:	4770      	bx	lr
 8003160:	08003307 	.word	0x08003307
 8003164:	08003225 	.word	0x08003225
 8003168:	080030bd 	.word	0x080030bd
 800316c:	080030bf 	.word	0x080030bf
 8003170:	080030c3 	.word	0x080030c3
 8003174:	080030c9 	.word	0x080030c9
 8003178:	080031e9 	.word	0x080031e9

0800317c <ssd1306WriteCmd>:
{
 800317c:	b500      	push	{lr}
 800317e:	b083      	sub	sp, #12
 8003180:	4603      	mov	r3, r0
  return i2cWriteByte(i2c_ch, i2c_dev, 0x00, cmd_data, 10);
 8003182:	220a      	movs	r2, #10
 8003184:	9200      	str	r2, [sp, #0]
 8003186:	2200      	movs	r2, #0
 8003188:	213c      	movs	r1, #60	@ 0x3c
 800318a:	4610      	mov	r0, r2
 800318c:	f7ff f856 	bl	800223c <i2cWriteByte>
}
 8003190:	b003      	add	sp, #12
 8003192:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003198 <ssd1306UpdateDraw>:
{
 8003198:	b510      	push	{r4, lr}
 800319a:	b082      	sub	sp, #8
  for (i = 0; i < SSD1306_HEIGHT/8; i++)
 800319c:	2400      	movs	r4, #0
 800319e:	2c07      	cmp	r4, #7
 80031a0:	d81b      	bhi.n	80031da <ssd1306UpdateDraw+0x42>
    ssd1306WriteCmd(0xB0 + i);
 80031a2:	f1a4 0050 	sub.w	r0, r4, #80	@ 0x50
 80031a6:	b2c0      	uxtb	r0, r0
 80031a8:	f7ff ffe8 	bl	800317c <ssd1306WriteCmd>
    ssd1306WriteCmd(0x00);
 80031ac:	2000      	movs	r0, #0
 80031ae:	f7ff ffe5 	bl	800317c <ssd1306WriteCmd>
    ssd1306WriteCmd(0x10);  
 80031b2:	2010      	movs	r0, #16
 80031b4:	f7ff ffe2 	bl	800317c <ssd1306WriteCmd>
    if (i2cWriteBytes(i2c_ch, i2c_dev, 0x40, &ssd1306_buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100) == false)    
 80031b8:	2364      	movs	r3, #100	@ 0x64
 80031ba:	9301      	str	r3, [sp, #4]
 80031bc:	2380      	movs	r3, #128	@ 0x80
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	4b08      	ldr	r3, [pc, #32]	@ (80031e4 <ssd1306UpdateDraw+0x4c>)
 80031c2:	eb03 13c4 	add.w	r3, r3, r4, lsl #7
 80031c6:	2240      	movs	r2, #64	@ 0x40
 80031c8:	213c      	movs	r1, #60	@ 0x3c
 80031ca:	2000      	movs	r0, #0
 80031cc:	f7ff f818 	bl	8002200 <i2cWriteBytes>
 80031d0:	4603      	mov	r3, r0
 80031d2:	b118      	cbz	r0, 80031dc <ssd1306UpdateDraw+0x44>
  for (i = 0; i < SSD1306_HEIGHT/8; i++)
 80031d4:	3401      	adds	r4, #1
 80031d6:	b2e4      	uxtb	r4, r4
 80031d8:	e7e1      	b.n	800319e <ssd1306UpdateDraw+0x6>
  return true;
 80031da:	2301      	movs	r3, #1
}
 80031dc:	4618      	mov	r0, r3
 80031de:	b002      	add	sp, #8
 80031e0:	bd10      	pop	{r4, pc}
 80031e2:	bf00      	nop
 80031e4:	20005a00 	.word	0x20005a00

080031e8 <ssd1306SendBuffer>:
{
 80031e8:	b570      	push	{r4, r5, r6, lr}
 80031ea:	4606      	mov	r6, r0
  for (int y=0; y<SSD1306_HEIGHT; y++)
 80031ec:	2500      	movs	r5, #0
 80031ee:	e00b      	b.n	8003208 <ssd1306SendBuffer+0x20>
      ssd1306DrawPixel(x, y, p_buf[y*LCD_WIDTH + x]);
 80031f0:	eb04 13c5 	add.w	r3, r4, r5, lsl #7
 80031f4:	f836 2013 	ldrh.w	r2, [r6, r3, lsl #1]
 80031f8:	b2e9      	uxtb	r1, r5
 80031fa:	b2e0      	uxtb	r0, r4
 80031fc:	f7ff ff7a 	bl	80030f4 <ssd1306DrawPixel>
    for (int x=0; x<SSD1306_WIDTH; x++)
 8003200:	3401      	adds	r4, #1
 8003202:	2c7f      	cmp	r4, #127	@ 0x7f
 8003204:	ddf4      	ble.n	80031f0 <ssd1306SendBuffer+0x8>
  for (int y=0; y<SSD1306_HEIGHT; y++)
 8003206:	3501      	adds	r5, #1
 8003208:	2d3f      	cmp	r5, #63	@ 0x3f
 800320a:	dc01      	bgt.n	8003210 <ssd1306SendBuffer+0x28>
    for (int x=0; x<SSD1306_WIDTH; x++)
 800320c:	2400      	movs	r4, #0
 800320e:	e7f8      	b.n	8003202 <ssd1306SendBuffer+0x1a>
  ssd1306UpdateDraw();
 8003210:	f7ff ffc2 	bl	8003198 <ssd1306UpdateDraw>
  if (frameCallBack != NULL)
 8003214:	4b02      	ldr	r3, [pc, #8]	@ (8003220 <ssd1306SendBuffer+0x38>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	b103      	cbz	r3, 800321c <ssd1306SendBuffer+0x34>
    frameCallBack();
 800321a:	4798      	blx	r3
}
 800321c:	2001      	movs	r0, #1
 800321e:	bd70      	pop	{r4, r5, r6, pc}
 8003220:	20005e00 	.word	0x20005e00

08003224 <ssd1306Reset>:
{
 8003224:	b510      	push	{r4, lr}
  ret = i2cBegin(i2c_ch, 800);
 8003226:	f44f 7148 	mov.w	r1, #800	@ 0x320
 800322a:	2000      	movs	r0, #0
 800322c:	f7fe ffd2 	bl	80021d4 <i2cBegin>
  if (ret != true)
 8003230:	4604      	mov	r4, r0
 8003232:	b908      	cbnz	r0, 8003238 <ssd1306Reset+0x14>
}
 8003234:	4620      	mov	r0, r4
 8003236:	bd10      	pop	{r4, pc}
  if (i2cIsDeviceReady(i2c_ch, i2c_dev) != true)
 8003238:	213c      	movs	r1, #60	@ 0x3c
 800323a:	2000      	movs	r0, #0
 800323c:	f7fe ffcc 	bl	80021d8 <i2cIsDeviceReady>
 8003240:	4604      	mov	r4, r0
 8003242:	2800      	cmp	r0, #0
 8003244:	d0f6      	beq.n	8003234 <ssd1306Reset+0x10>
  ssd1306WriteCmd(0xAE); //display off
 8003246:	20ae      	movs	r0, #174	@ 0xae
 8003248:	f7ff ff98 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x20); //Set Memory Addressing Mode
 800324c:	2020      	movs	r0, #32
 800324e:	f7ff ff95 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003252:	2010      	movs	r0, #16
 8003254:	f7ff ff92 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003258:	20b0      	movs	r0, #176	@ 0xb0
 800325a:	f7ff ff8f 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xC8); //Set COM Output Scan Direction
 800325e:	20c8      	movs	r0, #200	@ 0xc8
 8003260:	f7ff ff8c 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x00); //---set low column address
 8003264:	2000      	movs	r0, #0
 8003266:	f7ff ff89 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x10); //---set high column address
 800326a:	2010      	movs	r0, #16
 800326c:	f7ff ff86 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x40); //--set start line address
 8003270:	2040      	movs	r0, #64	@ 0x40
 8003272:	f7ff ff83 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x81); //--set contrast control register
 8003276:	2081      	movs	r0, #129	@ 0x81
 8003278:	f7ff ff80 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xFF);
 800327c:	20ff      	movs	r0, #255	@ 0xff
 800327e:	f7ff ff7d 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xA1); //--set segment re-map 0 to 127
 8003282:	20a1      	movs	r0, #161	@ 0xa1
 8003284:	f7ff ff7a 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xA6); //--set normal display
 8003288:	20a6      	movs	r0, #166	@ 0xa6
 800328a:	f7ff ff77 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xA8); //--set multiplex ratio(1 to 64)
 800328e:	20a8      	movs	r0, #168	@ 0xa8
 8003290:	f7ff ff74 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(SSD1306_HEIGHT-1); // 0x3F
 8003294:	203f      	movs	r0, #63	@ 0x3f
 8003296:	f7ff ff71 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800329a:	20a4      	movs	r0, #164	@ 0xa4
 800329c:	f7ff ff6e 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xD3); //-set display offset
 80032a0:	20d3      	movs	r0, #211	@ 0xd3
 80032a2:	f7ff ff6b 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x00); //-not offset
 80032a6:	2000      	movs	r0, #0
 80032a8:	f7ff ff68 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xD5); //--set display clock divide ratio/oscillator frequency
 80032ac:	20d5      	movs	r0, #213	@ 0xd5
 80032ae:	f7ff ff65 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x80); //--set divide ratio
 80032b2:	2080      	movs	r0, #128	@ 0x80
 80032b4:	f7ff ff62 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xD9); //--set pre-charge period
 80032b8:	20d9      	movs	r0, #217	@ 0xd9
 80032ba:	f7ff ff5f 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x22); //
 80032be:	2022      	movs	r0, #34	@ 0x22
 80032c0:	f7ff ff5c 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xDA); //--set com pins hardware configuration
 80032c4:	20da      	movs	r0, #218	@ 0xda
 80032c6:	f7ff ff59 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x12);
 80032ca:	2012      	movs	r0, #18
 80032cc:	f7ff ff56 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xDB); //--set vcomh
 80032d0:	20db      	movs	r0, #219	@ 0xdb
 80032d2:	f7ff ff53 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x20); //0x20,0.77xVcc
 80032d6:	2020      	movs	r0, #32
 80032d8:	f7ff ff50 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x8D); //--set DC-DC enable
 80032dc:	208d      	movs	r0, #141	@ 0x8d
 80032de:	f7ff ff4d 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0x14); //
 80032e2:	2014      	movs	r0, #20
 80032e4:	f7ff ff4a 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(SSD1306_SEGREMAP | 0x01); // 
 80032e8:	20a1      	movs	r0, #161	@ 0xa1
 80032ea:	f7ff ff47 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(SSD1306_COMSCANDEC);
 80032ee:	20c8      	movs	r0, #200	@ 0xc8
 80032f0:	f7ff ff44 	bl	800317c <ssd1306WriteCmd>
  ssd1306WriteCmd(0xAF); //--turn on SSD1306 panel
 80032f4:	20af      	movs	r0, #175	@ 0xaf
 80032f6:	f7ff ff41 	bl	800317c <ssd1306WriteCmd>
  ssd1306Fill(black);
 80032fa:	2000      	movs	r0, #0
 80032fc:	f7ff feea 	bl	80030d4 <ssd1306Fill>
  ssd1306UpdateDraw();
 8003300:	f7ff ff4a 	bl	8003198 <ssd1306UpdateDraw>
  return true;
 8003304:	e796      	b.n	8003234 <ssd1306Reset+0x10>

08003306 <ssd1306Init>:
{
 8003306:	b508      	push	{r3, lr}
  ret = ssd1306Reset();
 8003308:	f7ff ff8c 	bl	8003224 <ssd1306Reset>
}
 800330c:	bd08      	pop	{r3, pc}
	...

08003310 <hwInit>:


#include "hw.h"

void hwInit(void)
{
 8003310:	b510      	push	{r4, lr}
  bspInit();
 8003312:	f7fe fe3b 	bl	8001f8c <bspInit>

  cliInit();
 8003316:	f000 fd3b 	bl	8003d90 <cliInit>
  logInit();
 800331a:	f000 ffdd 	bl	80042d8 <logInit>
  uartInit();
 800331e:	f7ff faa5 	bl	800286c <uartInit>
  i2cInit();
 8003322:	f7fe ff37 	bl	8002194 <i2cInit>
  lcdInit();
 8003326:	f7ff f96f 	bl	8002608 <lcdInit>
  dacInit();
 800332a:	f7fe ff17 	bl	800215c <dacInit>
  adcInit();
 800332e:	f7fe fed1 	bl	80020d4 <adcInit>

  for (int i=0; i<HW_UART_MAX_CH; i++)
 8003332:	2400      	movs	r4, #0
 8003334:	e005      	b.n	8003342 <hwInit+0x32>
  {
    uartOpen(i, 115200);
 8003336:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800333a:	b2e0      	uxtb	r0, r4
 800333c:	f7ff fac2 	bl	80028c4 <uartOpen>
  for (int i=0; i<HW_UART_MAX_CH; i++)
 8003340:	3401      	adds	r4, #1
 8003342:	2c01      	cmp	r4, #1
 8003344:	ddf7      	ble.n	8003336 <hwInit+0x26>
  }
  uartOpen(_DEF_CH2, 256000);
 8003346:	f44f 317a 	mov.w	r1, #256000	@ 0x3e800
 800334a:	2001      	movs	r0, #1
 800334c:	f7ff faba 	bl	80028c4 <uartOpen>

  logOpen(HW_LOG_CH, 115200);
 8003350:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8003354:	2000      	movs	r0, #0
 8003356:	f000 ffc5 	bl	80042e4 <logOpen>
  logDebug("\r\n[ Firmware Begin... ]\r\n");
 800335a:	480d      	ldr	r0, [pc, #52]	@ (8003390 <hwInit+0x80>)
 800335c:	f000 ffd4 	bl	8004308 <logPrintf>
  logDebug("Booting..Name \t\t: %s\r\n", _DEF_BOARD_NAME);
 8003360:	490c      	ldr	r1, [pc, #48]	@ (8003394 <hwInit+0x84>)
 8003362:	480d      	ldr	r0, [pc, #52]	@ (8003398 <hwInit+0x88>)
 8003364:	f000 ffd0 	bl	8004308 <logPrintf>
  logDebug("Booting..Ver  \t\t: %s\r\n", _DEF_FIRMWATRE_VERSION);
 8003368:	490c      	ldr	r1, [pc, #48]	@ (800339c <hwInit+0x8c>)
 800336a:	480d      	ldr	r0, [pc, #52]	@ (80033a0 <hwInit+0x90>)
 800336c:	f000 ffcc 	bl	8004308 <logPrintf>
  logDebug("Booting..Clock\t\t: %d Mhz\r\n", (int)HAL_RCC_GetSysClockFreq() / 1000000);
 8003370:	f004 fa0a 	bl	8007788 <HAL_RCC_GetSysClockFreq>
 8003374:	490b      	ldr	r1, [pc, #44]	@ (80033a4 <hwInit+0x94>)
 8003376:	fb81 3100 	smull	r3, r1, r1, r0
 800337a:	17c0      	asrs	r0, r0, #31
 800337c:	ebc0 41a1 	rsb	r1, r0, r1, asr #18
 8003380:	4809      	ldr	r0, [pc, #36]	@ (80033a8 <hwInit+0x98>)
 8003382:	f000 ffc1 	bl	8004308 <logPrintf>
  logDebug("\n");
 8003386:	4809      	ldr	r0, [pc, #36]	@ (80033ac <hwInit+0x9c>)
 8003388:	f000 ffbe 	bl	8004308 <logPrintf>
}
 800338c:	bd10      	pop	{r4, pc}
 800338e:	bf00      	nop
 8003390:	08015eb8 	.word	0x08015eb8
 8003394:	08015ed4 	.word	0x08015ed4
 8003398:	08015ee4 	.word	0x08015ee4
 800339c:	08015efc 	.word	0x08015efc
 80033a0:	08015f08 	.word	0x08015f08
 80033a4:	431bde83 	.word	0x431bde83
 80033a8:	08015f20 	.word	0x08015f20
 80033ac:	08015ed0 	.word	0x08015ed0

080033b0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80033b0:	b510      	push	{r4, lr}
 80033b2:	b08c      	sub	sp, #48	@ 0x30

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80033b4:	2400      	movs	r4, #0
 80033b6:	9409      	str	r4, [sp, #36]	@ 0x24
 80033b8:	940a      	str	r4, [sp, #40]	@ 0x28
 80033ba:	940b      	str	r4, [sp, #44]	@ 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 80033bc:	2220      	movs	r2, #32
 80033be:	4621      	mov	r1, r4
 80033c0:	a801      	add	r0, sp, #4
 80033c2:	f008 f887 	bl	800b4d4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80033c6:	483f      	ldr	r0, [pc, #252]	@ (80034c4 <MX_ADC1_Init+0x114>)
 80033c8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80033cc:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033ce:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80033d2:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80033d4:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80033d6:	60c4      	str	r4, [r0, #12]
  hadc1.Init.GainCompensation = 0;
 80033d8:	6104      	str	r4, [r0, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80033da:	2301      	movs	r3, #1
 80033dc:	6143      	str	r3, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033de:	2204      	movs	r2, #4
 80033e0:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80033e2:	7704      	strb	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80033e4:	7744      	strb	r4, [r0, #29]
  hadc1.Init.NbrOfConversion = 5;
 80033e6:	2205      	movs	r2, #5
 80033e8:	6202      	str	r2, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80033ea:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 80033ee:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 80033f2:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80033f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80033f8:	6302      	str	r2, [r0, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80033fa:	f880 4038 	strb.w	r4, [r0, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80033fe:	63c4      	str	r4, [r0, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
 8003400:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8003404:	2208      	movs	r2, #8
 8003406:	6442      	str	r2, [r0, #68]	@ 0x44
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8003408:	2260      	movs	r2, #96	@ 0x60
 800340a:	6482      	str	r2, [r0, #72]	@ 0x48
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800340c:	64c4      	str	r4, [r0, #76]	@ 0x4c
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800340e:	6503      	str	r3, [r0, #80]	@ 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003410:	f001 fcb0 	bl	8004d74 <HAL_ADC_Init>
 8003414:	2800      	cmp	r0, #0
 8003416:	d140      	bne.n	800349a <MX_ADC1_Init+0xea>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003418:	2300      	movs	r3, #0
 800341a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800341c:	a909      	add	r1, sp, #36	@ 0x24
 800341e:	4829      	ldr	r0, [pc, #164]	@ (80034c4 <MX_ADC1_Init+0x114>)
 8003420:	f002 fbc8 	bl	8005bb4 <HAL_ADCEx_MultiModeConfigChannel>
 8003424:	2800      	cmp	r0, #0
 8003426:	d13b      	bne.n	80034a0 <MX_ADC1_Init+0xf0>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003428:	4b27      	ldr	r3, [pc, #156]	@ (80034c8 <MX_ADC1_Init+0x118>)
 800342a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800342c:	2306      	movs	r3, #6
 800342e:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8003430:	2305      	movs	r3, #5
 8003432:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003434:	237f      	movs	r3, #127	@ 0x7f
 8003436:	9304      	str	r3, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003438:	2304      	movs	r3, #4
 800343a:	9305      	str	r3, [sp, #20]
  sConfig.Offset = 0;
 800343c:	2300      	movs	r3, #0
 800343e:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003440:	a901      	add	r1, sp, #4
 8003442:	4820      	ldr	r0, [pc, #128]	@ (80034c4 <MX_ADC1_Init+0x114>)
 8003444:	f001 ff5e 	bl	8005304 <HAL_ADC_ConfigChannel>
 8003448:	2800      	cmp	r0, #0
 800344a:	d12c      	bne.n	80034a6 <MX_ADC1_Init+0xf6>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800344c:	4b1f      	ldr	r3, [pc, #124]	@ (80034cc <MX_ADC1_Init+0x11c>)
 800344e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003450:	230c      	movs	r3, #12
 8003452:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003454:	a901      	add	r1, sp, #4
 8003456:	481b      	ldr	r0, [pc, #108]	@ (80034c4 <MX_ADC1_Init+0x114>)
 8003458:	f001 ff54 	bl	8005304 <HAL_ADC_ConfigChannel>
 800345c:	bb30      	cbnz	r0, 80034ac <MX_ADC1_Init+0xfc>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800345e:	4b1c      	ldr	r3, [pc, #112]	@ (80034d0 <MX_ADC1_Init+0x120>)
 8003460:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003462:	2312      	movs	r3, #18
 8003464:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003466:	a901      	add	r1, sp, #4
 8003468:	4816      	ldr	r0, [pc, #88]	@ (80034c4 <MX_ADC1_Init+0x114>)
 800346a:	f001 ff4b 	bl	8005304 <HAL_ADC_ConfigChannel>
 800346e:	bb00      	cbnz	r0, 80034b2 <MX_ADC1_Init+0x102>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003470:	4b18      	ldr	r3, [pc, #96]	@ (80034d4 <MX_ADC1_Init+0x124>)
 8003472:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003474:	2318      	movs	r3, #24
 8003476:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003478:	a901      	add	r1, sp, #4
 800347a:	4812      	ldr	r0, [pc, #72]	@ (80034c4 <MX_ADC1_Init+0x114>)
 800347c:	f001 ff42 	bl	8005304 <HAL_ADC_ConfigChannel>
 8003480:	b9d0      	cbnz	r0, 80034b8 <MX_ADC1_Init+0x108>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003482:	4b15      	ldr	r3, [pc, #84]	@ (80034d8 <MX_ADC1_Init+0x128>)
 8003484:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8003486:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800348a:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800348c:	a901      	add	r1, sp, #4
 800348e:	480d      	ldr	r0, [pc, #52]	@ (80034c4 <MX_ADC1_Init+0x114>)
 8003490:	f001 ff38 	bl	8005304 <HAL_ADC_ConfigChannel>
 8003494:	b998      	cbnz	r0, 80034be <MX_ADC1_Init+0x10e>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003496:	b00c      	add	sp, #48	@ 0x30
 8003498:	bd10      	pop	{r4, pc}
    Error_Handler();
 800349a:	f000 ff61 	bl	8004360 <Error_Handler>
 800349e:	e7bb      	b.n	8003418 <MX_ADC1_Init+0x68>
    Error_Handler();
 80034a0:	f000 ff5e 	bl	8004360 <Error_Handler>
 80034a4:	e7c0      	b.n	8003428 <MX_ADC1_Init+0x78>
    Error_Handler();
 80034a6:	f000 ff5b 	bl	8004360 <Error_Handler>
 80034aa:	e7cf      	b.n	800344c <MX_ADC1_Init+0x9c>
    Error_Handler();
 80034ac:	f000 ff58 	bl	8004360 <Error_Handler>
 80034b0:	e7d5      	b.n	800345e <MX_ADC1_Init+0xae>
    Error_Handler();
 80034b2:	f000 ff55 	bl	8004360 <Error_Handler>
 80034b6:	e7db      	b.n	8003470 <MX_ADC1_Init+0xc0>
    Error_Handler();
 80034b8:	f000 ff52 	bl	8004360 <Error_Handler>
 80034bc:	e7e1      	b.n	8003482 <MX_ADC1_Init+0xd2>
    Error_Handler();
 80034be:	f000 ff4f 	bl	8004360 <Error_Handler>
}
 80034c2:	e7e8      	b.n	8003496 <MX_ADC1_Init+0xe6>
 80034c4:	20005e04 	.word	0x20005e04
 80034c8:	04300002 	.word	0x04300002
 80034cc:	08600004 	.word	0x08600004
 80034d0:	0c900008 	.word	0x0c900008
 80034d4:	10c00010 	.word	0x10c00010
 80034d8:	2e300800 	.word	0x2e300800

080034dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80034dc:	b530      	push	{r4, r5, lr}
 80034de:	b09f      	sub	sp, #124	@ 0x7c
 80034e0:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e2:	2100      	movs	r1, #0
 80034e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80034e6:	911a      	str	r1, [sp, #104]	@ 0x68
 80034e8:	911b      	str	r1, [sp, #108]	@ 0x6c
 80034ea:	911c      	str	r1, [sp, #112]	@ 0x70
 80034ec:	911d      	str	r1, [sp, #116]	@ 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034ee:	2254      	movs	r2, #84	@ 0x54
 80034f0:	a804      	add	r0, sp, #16
 80034f2:	f007 ffef 	bl	800b4d4 <memset>
  if(adcHandle->Instance==ADC1)
 80034f6:	6823      	ldr	r3, [r4, #0]
 80034f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034fc:	d001      	beq.n	8003502 <HAL_ADC_MspInit+0x26>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80034fe:	b01f      	add	sp, #124	@ 0x7c
 8003500:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003506:	9304      	str	r3, [sp, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003508:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800350c:	9315      	str	r3, [sp, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800350e:	a804      	add	r0, sp, #16
 8003510:	f004 faa4 	bl	8007a5c <HAL_RCCEx_PeriphCLKConfig>
 8003514:	2800      	cmp	r0, #0
 8003516:	d138      	bne.n	800358a <HAL_ADC_MspInit+0xae>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003518:	4b1d      	ldr	r3, [pc, #116]	@ (8003590 <HAL_ADC_MspInit+0xb4>)
 800351a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800351c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003520:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003522:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003524:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003528:	9201      	str	r2, [sp, #4]
 800352a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800352c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800352e:	f042 0201 	orr.w	r2, r2, #1
 8003532:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003534:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003536:	f002 0201 	and.w	r2, r2, #1
 800353a:	9202      	str	r2, [sp, #8]
 800353c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800353e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003540:	f042 0202 	orr.w	r2, r2, #2
 8003544:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	9303      	str	r3, [sp, #12]
 800354e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = MCU_ADC0_Pin|MCU_ADC1_Pin|MCU_ADC2_Pin|MCU_ADC3_Pin;
 8003550:	230f      	movs	r3, #15
 8003552:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003554:	2503      	movs	r5, #3
 8003556:	951a      	str	r5, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003558:	2400      	movs	r4, #0
 800355a:	941b      	str	r4, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800355c:	a919      	add	r1, sp, #100	@ 0x64
 800355e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003562:	f003 f899 	bl	8006698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MCU_ADC11_Pin;
 8003566:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800356a:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800356c:	951a      	str	r5, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356e:	941b      	str	r4, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(MCU_ADC11_GPIO_Port, &GPIO_InitStruct);
 8003570:	a919      	add	r1, sp, #100	@ 0x64
 8003572:	4808      	ldr	r0, [pc, #32]	@ (8003594 <HAL_ADC_MspInit+0xb8>)
 8003574:	f003 f890 	bl	8006698 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003578:	4622      	mov	r2, r4
 800357a:	4621      	mov	r1, r4
 800357c:	2012      	movs	r0, #18
 800357e:	f002 fc69 	bl	8005e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003582:	2012      	movs	r0, #18
 8003584:	f002 fc76 	bl	8005e74 <HAL_NVIC_EnableIRQ>
}
 8003588:	e7b9      	b.n	80034fe <HAL_ADC_MspInit+0x22>
      Error_Handler();
 800358a:	f000 fee9 	bl	8004360 <Error_Handler>
 800358e:	e7c3      	b.n	8003518 <HAL_ADC_MspInit+0x3c>
 8003590:	40021000 	.word	0x40021000
 8003594:	48000400 	.word	0x48000400

08003598 <cliLineClean>:
  return ret;
}

void cliLineClean(cli_t *p_cli)
{
  p_cli->line.count   = 0;
 8003598:	2300      	movs	r3, #0
 800359a:	f880 33f2 	strb.w	r3, [r0, #1010]	@ 0x3f2
  p_cli->line.cursor  = 0;
 800359e:	f880 33f1 	strb.w	r3, [r0, #1009]	@ 0x3f1
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 80035a2:	223f      	movs	r2, #63	@ 0x3f
 80035a4:	f880 23f0 	strb.w	r2, [r0, #1008]	@ 0x3f0
  p_cli->line.buf[0]  = 0;
 80035a8:	f880 33b0 	strb.w	r3, [r0, #944]	@ 0x3b0
}
 80035ac:	4770      	bx	lr

080035ae <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 80035ae:	b538      	push	{r3, r4, r5, lr}
 80035b0:	4605      	mov	r5, r0

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 80035b2:	f890 4196 	ldrb.w	r4, [r0, #406]	@ 0x196
 80035b6:	eb04 1044 	add.w	r0, r4, r4, lsl #5
 80035ba:	eb04 0040 	add.w	r0, r4, r0, lsl #1
 80035be:	4428      	add	r0, r5
 80035c0:	2243      	movs	r2, #67	@ 0x43
 80035c2:	f505 716c 	add.w	r1, r5, #944	@ 0x3b0
 80035c6:	f500 70cc 	add.w	r0, r0, #408	@ 0x198
 80035ca:	f008 f848 	bl	800b65e <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 80035ce:	f895 3197 	ldrb.w	r3, [r5, #407]	@ 0x197
 80035d2:	2b07      	cmp	r3, #7
 80035d4:	d802      	bhi.n	80035dc <cliLineAdd+0x2e>
  {
    p_cli->hist_line_count++;
 80035d6:	3301      	adds	r3, #1
 80035d8:	f885 3197 	strb.w	r3, [r5, #407]	@ 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 80035dc:	f885 4195 	strb.w	r4, [r5, #405]	@ 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 80035e0:	3401      	adds	r4, #1
 80035e2:	4263      	negs	r3, r4
 80035e4:	f004 0407 	and.w	r4, r4, #7
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	bf58      	it	pl
 80035ee:	425c      	negpl	r4, r3
 80035f0:	f885 4196 	strb.w	r4, [r5, #406]	@ 0x196
  p_cli->hist_line_new  = true;
 80035f4:	2301      	movs	r3, #1
 80035f6:	f885 3194 	strb.w	r3, [r5, #404]	@ 0x194
}
 80035fa:	bd38      	pop	{r3, r4, r5, pc}

080035fc <cliToUpper>:
void cliToUpper(char *str)
{
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80035fc:	2300      	movs	r3, #0
 80035fe:	e003      	b.n	8003608 <cliToUpper+0xc>

    if ((str_ch >= 'a') && (str_ch <= 'z'))
    {
      str_ch = str_ch - 'a' + 'A';
    }
    str[i] = str_ch;
 8003600:	f88c 2000 	strb.w	r2, [ip]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8003604:	3301      	adds	r3, #1
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b0f      	cmp	r3, #15
 800360a:	d80b      	bhi.n	8003624 <cliToUpper+0x28>
    str_ch = str[i];
 800360c:	eb00 0c03 	add.w	ip, r0, r3
 8003610:	5cc2      	ldrb	r2, [r0, r3]
    if (str_ch == 0)
 8003612:	b13a      	cbz	r2, 8003624 <cliToUpper+0x28>
    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8003614:	f1a2 0161 	sub.w	r1, r2, #97	@ 0x61
 8003618:	b2c9      	uxtb	r1, r1
 800361a:	2919      	cmp	r1, #25
 800361c:	d8f0      	bhi.n	8003600 <cliToUpper+0x4>
      str_ch = str_ch - 'a' + 'A';
 800361e:	3a20      	subs	r2, #32
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	e7ed      	b.n	8003600 <cliToUpper+0x4>
  }

  if (i == CLI_CMD_NAME_MAX)
 8003624:	2b10      	cmp	r3, #16
 8003626:	d000      	beq.n	800362a <cliToUpper+0x2e>
  {
    str[i-1] = 0;
  }
}
 8003628:	4770      	bx	lr
    str[i-1] = 0;
 800362a:	3b01      	subs	r3, #1
 800362c:	2200      	movs	r2, #0
 800362e:	54c2      	strb	r2, [r0, r3]
}
 8003630:	e7fa      	b.n	8003628 <cliToUpper+0x2c>
	...

08003634 <cliArgsGetStr>:
{
  char *ret = NULL;
  cli_t *p_cli = &cli_node;


  if (index >= p_cli->cmd_args.argc)
 8003634:	4b06      	ldr	r3, [pc, #24]	@ (8003650 <cliArgsGetStr+0x1c>)
 8003636:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 800363a:	4298      	cmp	r0, r3
 800363c:	d205      	bcs.n	800364a <cliArgsGetStr+0x16>
  {
    return 0;
  }

  ret = p_cli->cmd_args.argv[index];
 800363e:	4b04      	ldr	r3, [pc, #16]	@ (8003650 <cliArgsGetStr+0x1c>)
 8003640:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8003644:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

  return ret;
 8003648:	4770      	bx	lr
    return 0;
 800364a:	2000      	movs	r0, #0
}
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	20005e70 	.word	0x20005e70

08003654 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, const char *p_str)
{
 8003654:	b508      	push	{r3, lr}
 8003656:	4603      	mov	r3, r0
  bool ret = false;
  cli_t *p_cli = &cli_node;


  if (index >= p_cli->cmd_args.argc)
 8003658:	4a09      	ldr	r2, [pc, #36]	@ (8003680 <cliArgsIsStr+0x2c>)
 800365a:	f8b2 2678 	ldrh.w	r2, [r2, #1656]	@ 0x678
 800365e:	4290      	cmp	r0, r2
 8003660:	d20a      	bcs.n	8003678 <cliArgsIsStr+0x24>
 8003662:	4608      	mov	r0, r1
  {
    return 0;
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8003664:	4a06      	ldr	r2, [pc, #24]	@ (8003680 <cliArgsIsStr+0x2c>)
 8003666:	f8d2 267c 	ldr.w	r2, [r2, #1660]	@ 0x67c
 800366a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800366e:	f7fc fdd7 	bl	8000220 <strcmp>
 8003672:	b118      	cbz	r0, 800367c <cliArgsIsStr+0x28>
  bool ret = false;
 8003674:	2000      	movs	r0, #0
 8003676:	e000      	b.n	800367a <cliArgsIsStr+0x26>
    return 0;
 8003678:	2000      	movs	r0, #0
  {
    ret = true;
  }

  return ret;
}
 800367a:	bd08      	pop	{r3, pc}
    ret = true;
 800367c:	2001      	movs	r0, #1
 800367e:	e7fc      	b.n	800367a <cliArgsIsStr+0x26>
 8003680:	20005e70 	.word	0x20005e70

08003684 <cliArgsGetFloat>:
{
 8003684:	b508      	push	{r3, lr}
  if (index >= p_cli->cmd_args.argc)
 8003686:	4b08      	ldr	r3, [pc, #32]	@ (80036a8 <cliArgsGetFloat+0x24>)
 8003688:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 800368c:	4298      	cmp	r0, r3
 800368e:	d302      	bcc.n	8003696 <cliArgsGetFloat+0x12>
    return 0;
 8003690:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 80036ac <cliArgsGetFloat+0x28>
}
 8003694:	bd08      	pop	{r3, pc}
  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8003696:	4b04      	ldr	r3, [pc, #16]	@ (80036a8 <cliArgsGetFloat+0x24>)
 8003698:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 800369c:	2100      	movs	r1, #0
 800369e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80036a2:	f007 f8a5 	bl	800a7f0 <strtof>
  return ret;
 80036a6:	e7f5      	b.n	8003694 <cliArgsGetFloat+0x10>
 80036a8:	20005e70 	.word	0x20005e70
 80036ac:	00000000 	.word	0x00000000

080036b0 <cliArgsGetData>:
{
 80036b0:	b508      	push	{r3, lr}
  if (index >= p_cli->cmd_args.argc)
 80036b2:	4b08      	ldr	r3, [pc, #32]	@ (80036d4 <cliArgsGetData+0x24>)
 80036b4:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 80036b8:	4298      	cmp	r0, r3
 80036ba:	d301      	bcc.n	80036c0 <cliArgsGetData+0x10>
    return 0;
 80036bc:	2000      	movs	r0, #0
}
 80036be:	bd08      	pop	{r3, pc}
  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 80036c0:	4b04      	ldr	r3, [pc, #16]	@ (80036d4 <cliArgsGetData+0x24>)
 80036c2:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 80036c6:	2200      	movs	r2, #0
 80036c8:	4611      	mov	r1, r2
 80036ca:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80036ce:	f007 f961 	bl	800a994 <strtoul>
  return ret;
 80036d2:	e7f4      	b.n	80036be <cliArgsGetData+0xe>
 80036d4:	20005e70 	.word	0x20005e70

080036d8 <cliShowPrompt>:
{
 80036d8:	b510      	push	{r4, lr}
 80036da:	4604      	mov	r4, r0
  uartPrintf(p_cli->ch, "\n\r");
 80036dc:	4904      	ldr	r1, [pc, #16]	@ (80036f0 <cliShowPrompt+0x18>)
 80036de:	7800      	ldrb	r0, [r0, #0]
 80036e0:	f7ff fa8a 	bl	8002bf8 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 80036e4:	4903      	ldr	r1, [pc, #12]	@ (80036f4 <cliShowPrompt+0x1c>)
 80036e6:	7820      	ldrb	r0, [r4, #0]
 80036e8:	f7ff fa86 	bl	8002bf8 <uartPrintf>
}
 80036ec:	bd10      	pop	{r4, pc}
 80036ee:	bf00      	nop
 80036f0:	08015f3c 	.word	0x08015f3c
 80036f4:	08015f40 	.word	0x08015f40

080036f8 <cliLineChange>:
{
 80036f8:	b538      	push	{r3, r4, r5, lr}
  if (p_cli->hist_line_count == 0)
 80036fa:	f890 3197 	ldrb.w	r3, [r0, #407]	@ 0x197
 80036fe:	b343      	cbz	r3, 8003752 <cliLineChange+0x5a>
 8003700:	4604      	mov	r4, r0
 8003702:	460d      	mov	r5, r1
  if (p_cli->line.cursor > 0)
 8003704:	f890 23f1 	ldrb.w	r2, [r0, #1009]	@ 0x3f1
 8003708:	bb22      	cbnz	r2, 8003754 <cliLineChange+0x5c>
  if (p_cli->line.count > 0)
 800370a:	f894 23f2 	ldrb.w	r2, [r4, #1010]	@ 0x3f2
 800370e:	bb32      	cbnz	r2, 800375e <cliLineChange+0x66>
  if (key_up == true)
 8003710:	2d01      	cmp	r5, #1
 8003712:	d029      	beq.n	8003768 <cliLineChange+0x70>
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 8003714:	f994 1195 	ldrsb.w	r1, [r4, #405]	@ 0x195
 8003718:	3101      	adds	r1, #1
 800371a:	f894 3197 	ldrb.w	r3, [r4, #407]	@ 0x197
 800371e:	fb91 f2f3 	sdiv	r2, r1, r3
 8003722:	fb03 1112 	mls	r1, r3, r2, r1
 8003726:	f884 1195 	strb.w	r1, [r4, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 800372a:	b2c9      	uxtb	r1, r1
  p_cli->line = p_cli->line_buf[change_i];
 800372c:	eb01 1341 	add.w	r3, r1, r1, lsl #5
 8003730:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8003734:	4421      	add	r1, r4
 8003736:	2243      	movs	r2, #67	@ 0x43
 8003738:	f501 71cc 	add.w	r1, r1, #408	@ 0x198
 800373c:	f504 706c 	add.w	r0, r4, #944	@ 0x3b0
 8003740:	f007 ff8d 	bl	800b65e <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 8003744:	f894 33f2 	ldrb.w	r3, [r4, #1010]	@ 0x3f2
 8003748:	f884 33f1 	strb.w	r3, [r4, #1009]	@ 0x3f1
  p_cli->hist_line_new = false;
 800374c:	2300      	movs	r3, #0
 800374e:	f884 3194 	strb.w	r3, [r4, #404]	@ 0x194
}
 8003752:	bd38      	pop	{r3, r4, r5, pc}
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 8003754:	490f      	ldr	r1, [pc, #60]	@ (8003794 <cliLineChange+0x9c>)
 8003756:	7800      	ldrb	r0, [r0, #0]
 8003758:	f7ff fa4e 	bl	8002bf8 <uartPrintf>
 800375c:	e7d5      	b.n	800370a <cliLineChange+0x12>
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 800375e:	490e      	ldr	r1, [pc, #56]	@ (8003798 <cliLineChange+0xa0>)
 8003760:	7820      	ldrb	r0, [r4, #0]
 8003762:	f7ff fa49 	bl	8002bf8 <uartPrintf>
 8003766:	e7d3      	b.n	8003710 <cliLineChange+0x18>
    if (p_cli->hist_line_new == true)
 8003768:	f894 3194 	ldrb.w	r3, [r4, #404]	@ 0x194
 800376c:	b11b      	cbz	r3, 8003776 <cliLineChange+0x7e>
      p_cli->hist_line_i = p_cli->hist_line_last;
 800376e:	f994 3196 	ldrsb.w	r3, [r4, #406]	@ 0x196
 8003772:	f884 3195 	strb.w	r3, [r4, #405]	@ 0x195
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8003776:	f994 1195 	ldrsb.w	r1, [r4, #405]	@ 0x195
 800377a:	f894 3197 	ldrb.w	r3, [r4, #407]	@ 0x197
 800377e:	4419      	add	r1, r3
 8003780:	3901      	subs	r1, #1
 8003782:	fb91 f2f3 	sdiv	r2, r1, r3
 8003786:	fb03 1112 	mls	r1, r3, r2, r1
 800378a:	f884 1195 	strb.w	r1, [r4, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 800378e:	b2c9      	uxtb	r1, r1
 8003790:	e7cc      	b.n	800372c <cliLineChange+0x34>
 8003792:	bf00      	nop
 8003794:	08015f48 	.word	0x08015f48
 8003798:	08015f50 	.word	0x08015f50

0800379c <cliParseArgs>:
{
 800379c:	b570      	push	{r4, r5, r6, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	4606      	mov	r6, r0
  p_cli->argc = 0;
 80037a2:	2400      	movs	r4, #0
 80037a4:	f8a0 4112 	strh.w	r4, [r0, #274]	@ 0x112
  argv    = p_cli->argv;
 80037a8:	f500 758a 	add.w	r5, r0, #276	@ 0x114
  argv[argc] = NULL;
 80037ac:	f8c0 4114 	str.w	r4, [r0, #276]	@ 0x114
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 80037b0:	aa01      	add	r2, sp, #4
 80037b2:	490c      	ldr	r1, [pc, #48]	@ (80037e4 <cliParseArgs+0x48>)
 80037b4:	f500 706c 	add.w	r0, r0, #944	@ 0x3b0
 80037b8:	f007 fece 	bl	800b558 <strtok_r>
  uint16_t argc = 0;
 80037bc:	4623      	mov	r3, r4
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 80037be:	e009      	b.n	80037d4 <cliParseArgs+0x38>
    argv[argc++] = tok;
 80037c0:	1c5c      	adds	r4, r3, #1
 80037c2:	b2a4      	uxth	r4, r4
 80037c4:	f845 0023 	str.w	r0, [r5, r3, lsl #2]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 80037c8:	aa01      	add	r2, sp, #4
 80037ca:	4906      	ldr	r1, [pc, #24]	@ (80037e4 <cliParseArgs+0x48>)
 80037cc:	2000      	movs	r0, #0
 80037ce:	f007 fec3 	bl	800b558 <strtok_r>
    argv[argc++] = tok;
 80037d2:	4623      	mov	r3, r4
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d1f3      	bne.n	80037c0 <cliParseArgs+0x24>
  p_cli->argc = argc;
 80037d8:	f8a6 3112 	strh.w	r3, [r6, #274]	@ 0x112
  if (argc > 0)
 80037dc:	b103      	cbz	r3, 80037e0 <cliParseArgs+0x44>
    ret = true;
 80037de:	2001      	movs	r0, #1
}
 80037e0:	b002      	add	sp, #8
 80037e2:	bd70      	pop	{r4, r5, r6, pc}
 80037e4:	08015f58 	.word	0x08015f58

080037e8 <cliOpen>:
  cli_node.ch = ch;
 80037e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003814 <cliOpen+0x2c>)
 80037ea:	7018      	strb	r0, [r3, #0]
  if (cli_node.is_open == false || cli_node.baud != baud)
 80037ec:	7a1b      	ldrb	r3, [r3, #8]
 80037ee:	b11b      	cbz	r3, 80037f8 <cliOpen+0x10>
 80037f0:	4b08      	ldr	r3, [pc, #32]	@ (8003814 <cliOpen+0x2c>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	428b      	cmp	r3, r1
 80037f6:	d000      	beq.n	80037fa <cliOpen+0x12>
    if (baud > 0)
 80037f8:	b911      	cbnz	r1, 8003800 <cliOpen+0x18>
}
 80037fa:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <cliOpen+0x2c>)
 80037fc:	7a18      	ldrb	r0, [r3, #8]
 80037fe:	4770      	bx	lr
{
 8003800:	b510      	push	{r4, lr}
      cli_node.baud = baud;
 8003802:	4c04      	ldr	r4, [pc, #16]	@ (8003814 <cliOpen+0x2c>)
 8003804:	6061      	str	r1, [r4, #4]
      cli_node.is_open = uartOpen(ch, baud);
 8003806:	f7ff f85d 	bl	80028c4 <uartOpen>
 800380a:	7220      	strb	r0, [r4, #8]
}
 800380c:	4b01      	ldr	r3, [pc, #4]	@ (8003814 <cliOpen+0x2c>)
 800380e:	7a18      	ldrb	r0, [r3, #8]
 8003810:	bd10      	pop	{r4, pc}
 8003812:	bf00      	nop
 8003814:	20005e70 	.word	0x20005e70

08003818 <cliGetPort>:
}
 8003818:	4b01      	ldr	r3, [pc, #4]	@ (8003820 <cliGetPort+0x8>)
 800381a:	7818      	ldrb	r0, [r3, #0]
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	20005e70 	.word	0x20005e70

08003824 <cliShowLog>:
{
 8003824:	b538      	push	{r3, r4, r5, lr}
  if (cli_node.is_log == true)
 8003826:	4b23      	ldr	r3, [pc, #140]	@ (80038b4 <cliShowLog+0x90>)
 8003828:	7a5b      	ldrb	r3, [r3, #9]
 800382a:	b903      	cbnz	r3, 800382e <cliShowLog+0xa>
}
 800382c:	bd38      	pop	{r3, r4, r5, pc}
 800382e:	4605      	mov	r5, r0
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 8003830:	f890 23f1 	ldrb.w	r2, [r0, #1009]	@ 0x3f1
 8003834:	4920      	ldr	r1, [pc, #128]	@ (80038b8 <cliShowLog+0x94>)
 8003836:	7a80      	ldrb	r0, [r0, #10]
 8003838:	f7ff f9de 	bl	8002bf8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 800383c:	f895 23f2 	ldrb.w	r2, [r5, #1010]	@ 0x3f2
 8003840:	491e      	ldr	r1, [pc, #120]	@ (80038bc <cliShowLog+0x98>)
 8003842:	7aa8      	ldrb	r0, [r5, #10]
 8003844:	f7ff f9d8 	bl	8002bf8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 8003848:	f895 23f0 	ldrb.w	r2, [r5, #1008]	@ 0x3f0
 800384c:	491c      	ldr	r1, [pc, #112]	@ (80038c0 <cliShowLog+0x9c>)
 800384e:	7aa8      	ldrb	r0, [r5, #10]
 8003850:	f7ff f9d2 	bl	8002bf8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 8003854:	f505 726c 	add.w	r2, r5, #944	@ 0x3b0
 8003858:	491a      	ldr	r1, [pc, #104]	@ (80038c4 <cliShowLog+0xa0>)
 800385a:	7aa8      	ldrb	r0, [r5, #10]
 800385c:	f7ff f9cc 	bl	8002bf8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 8003860:	f995 2195 	ldrsb.w	r2, [r5, #405]	@ 0x195
 8003864:	4918      	ldr	r1, [pc, #96]	@ (80038c8 <cliShowLog+0xa4>)
 8003866:	7aa8      	ldrb	r0, [r5, #10]
 8003868:	f7ff f9c6 	bl	8002bf8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 800386c:	f895 2196 	ldrb.w	r2, [r5, #406]	@ 0x196
 8003870:	4916      	ldr	r1, [pc, #88]	@ (80038cc <cliShowLog+0xa8>)
 8003872:	7aa8      	ldrb	r0, [r5, #10]
 8003874:	f7ff f9c0 	bl	8002bf8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 8003878:	f895 2197 	ldrb.w	r2, [r5, #407]	@ 0x197
 800387c:	4914      	ldr	r1, [pc, #80]	@ (80038d0 <cliShowLog+0xac>)
 800387e:	7aa8      	ldrb	r0, [r5, #10]
 8003880:	f7ff f9ba 	bl	8002bf8 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8003884:	2400      	movs	r4, #0
 8003886:	e00c      	b.n	80038a2 <cliShowLog+0x7e>
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 8003888:	eb04 1344 	add.w	r3, r4, r4, lsl #5
 800388c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8003890:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 8003894:	442b      	add	r3, r5
 8003896:	4622      	mov	r2, r4
 8003898:	490e      	ldr	r1, [pc, #56]	@ (80038d4 <cliShowLog+0xb0>)
 800389a:	7aa8      	ldrb	r0, [r5, #10]
 800389c:	f7ff f9ac 	bl	8002bf8 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 80038a0:	3401      	adds	r4, #1
 80038a2:	f895 3197 	ldrb.w	r3, [r5, #407]	@ 0x197
 80038a6:	42a3      	cmp	r3, r4
 80038a8:	dcee      	bgt.n	8003888 <cliShowLog+0x64>
    uartPrintf(p_cli->log_ch, "\n");
 80038aa:	490b      	ldr	r1, [pc, #44]	@ (80038d8 <cliShowLog+0xb4>)
 80038ac:	7aa8      	ldrb	r0, [r5, #10]
 80038ae:	f7ff f9a3 	bl	8002bf8 <uartPrintf>
}
 80038b2:	e7bb      	b.n	800382c <cliShowLog+0x8>
 80038b4:	20005e70 	.word	0x20005e70
 80038b8:	08015f60 	.word	0x08015f60
 80038bc:	08015f70 	.word	0x08015f70
 80038c0:	08015f80 	.word	0x08015f80
 80038c4:	08015f90 	.word	0x08015f90
 80038c8:	08015fa0 	.word	0x08015fa0
 80038cc:	08015fb0 	.word	0x08015fb0
 80038d0:	08015fc0 	.word	0x08015fc0
 80038d4:	08015fd0 	.word	0x08015fd0
 80038d8:	08015ed0 	.word	0x08015ed0

080038dc <cliAvailable>:
{
 80038dc:	b508      	push	{r3, lr}
  return uartAvailable(cli_node.ch);
 80038de:	4b02      	ldr	r3, [pc, #8]	@ (80038e8 <cliAvailable+0xc>)
 80038e0:	7818      	ldrb	r0, [r3, #0]
 80038e2:	f7ff f901 	bl	8002ae8 <uartAvailable>
}
 80038e6:	bd08      	pop	{r3, pc}
 80038e8:	20005e70 	.word	0x20005e70

080038ec <cliRead>:
{
 80038ec:	b508      	push	{r3, lr}
  return uartRead(cli_node.ch);
 80038ee:	4b02      	ldr	r3, [pc, #8]	@ (80038f8 <cliRead+0xc>)
 80038f0:	7818      	ldrb	r0, [r3, #0]
 80038f2:	f7ff f925 	bl	8002b40 <uartRead>
}
 80038f6:	bd08      	pop	{r3, pc}
 80038f8:	20005e70 	.word	0x20005e70

080038fc <cliPrintf>:
{
 80038fc:	b40f      	push	{r0, r1, r2, r3}
 80038fe:	b510      	push	{r4, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	ab04      	add	r3, sp, #16
 8003904:	f853 2b04 	ldr.w	r2, [r3], #4
  va_start (arg, fmt);
 8003908:	9301      	str	r3, [sp, #4]
  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 800390a:	4c08      	ldr	r4, [pc, #32]	@ (800392c <cliPrintf+0x30>)
 800390c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003910:	4620      	mov	r0, r4
 8003912:	f007 fdd1 	bl	800b4b8 <vsniprintf>
 8003916:	4602      	mov	r2, r0
  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8003918:	4621      	mov	r1, r4
 800391a:	f814 0c11 	ldrb.w	r0, [r4, #-17]
 800391e:	f7ff f93f 	bl	8002ba0 <uartWrite>
}
 8003922:	b002      	add	sp, #8
 8003924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003928:	b004      	add	sp, #16
 800392a:	4770      	bx	lr
 800392c:	20005e81 	.word	0x20005e81

08003930 <cliRunCmd>:
{
 8003930:	b538      	push	{r3, r4, r5, lr}
 8003932:	4605      	mov	r5, r0
  if (cliParseArgs(p_cli) == true)
 8003934:	f7ff ff32 	bl	800379c <cliParseArgs>
 8003938:	b908      	cbnz	r0, 800393e <cliRunCmd+0xe>
}
 800393a:	2000      	movs	r0, #0
 800393c:	bd38      	pop	{r3, r4, r5, pc}
    cliPrintf("\r\n");
 800393e:	4816      	ldr	r0, [pc, #88]	@ (8003998 <cliRunCmd+0x68>)
 8003940:	f7ff ffdc 	bl	80038fc <cliPrintf>
    cliToUpper(p_cli->argv[0]);
 8003944:	f8d5 0114 	ldr.w	r0, [r5, #276]	@ 0x114
 8003948:	f7ff fe58 	bl	80035fc <cliToUpper>
    for (int i=0; i<p_cli->cmd_count; i++)
 800394c:	2400      	movs	r4, #0
 800394e:	f8b5 33f4 	ldrh.w	r3, [r5, #1012]	@ 0x3f4
 8003952:	42a3      	cmp	r3, r4
 8003954:	ddf1      	ble.n	800393a <cliRunCmd+0xa>
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 8003956:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800395a:	0089      	lsls	r1, r1, #2
 800395c:	f501 717e 	add.w	r1, r1, #1016	@ 0x3f8
 8003960:	4429      	add	r1, r5
 8003962:	f8d5 0114 	ldr.w	r0, [r5, #276]	@ 0x114
 8003966:	f7fc fc5b 	bl	8000220 <strcmp>
 800396a:	b108      	cbz	r0, 8003970 <cliRunCmd+0x40>
    for (int i=0; i<p_cli->cmd_count; i++)
 800396c:	3401      	adds	r4, #1
 800396e:	e7ee      	b.n	800394e <cliRunCmd+0x1e>
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 8003970:	f8b5 3112 	ldrh.w	r3, [r5, #274]	@ 0x112
 8003974:	3b01      	subs	r3, #1
 8003976:	f8a5 3678 	strh.w	r3, [r5, #1656]	@ 0x678
        p_cli->cmd_args.argv = &p_cli->argv[1];
 800397a:	f505 738c 	add.w	r3, r5, #280	@ 0x118
 800397e:	f8c5 367c 	str.w	r3, [r5, #1660]	@ 0x67c
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 8003982:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003986:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 800398a:	f8d4 3408 	ldr.w	r3, [r4, #1032]	@ 0x408
 800398e:	f505 60cf 	add.w	r0, r5, #1656	@ 0x678
 8003992:	4798      	blx	r3
        break;
 8003994:	e7d1      	b.n	800393a <cliRunCmd+0xa>
 8003996:	bf00      	nop
 8003998:	08015f1c 	.word	0x08015f1c

0800399c <cliUpdate>:
{
 800399c:	b530      	push	{r4, r5, lr}
 800399e:	b085      	sub	sp, #20
 80039a0:	4604      	mov	r4, r0
 80039a2:	f88d 1007 	strb.w	r1, [sp, #7]
  if (p_cli->state == CLI_RX_IDLE)
 80039a6:	7c03      	ldrb	r3, [r0, #16]
 80039a8:	b9ab      	cbnz	r3, 80039d6 <cliUpdate+0x3a>
    switch(rx_data)
 80039aa:	b2cb      	uxtb	r3, r1
 80039ac:	2b1b      	cmp	r3, #27
 80039ae:	d030      	beq.n	8003a12 <cliUpdate+0x76>
 80039b0:	d81c      	bhi.n	80039ec <cliUpdate+0x50>
 80039b2:	2b08      	cmp	r3, #8
 80039b4:	d04b      	beq.n	8003a4e <cliUpdate+0xb2>
 80039b6:	2b0d      	cmp	r3, #13
 80039b8:	f040 8084 	bne.w	8003ac4 <cliUpdate+0x128>
        if (line->count > 0)
 80039bc:	f890 33f2 	ldrb.w	r3, [r0, #1010]	@ 0x3f2
 80039c0:	bb0b      	cbnz	r3, 8003a06 <cliUpdate+0x6a>
        line->count = 0;
 80039c2:	2300      	movs	r3, #0
 80039c4:	f884 33f2 	strb.w	r3, [r4, #1010]	@ 0x3f2
        line->cursor = 0;
 80039c8:	f884 33f1 	strb.w	r3, [r4, #1009]	@ 0x3f1
        line->buf[0] = 0;
 80039cc:	f884 33b0 	strb.w	r3, [r4, #944]	@ 0x3b0
        cliShowPrompt(p_cli);
 80039d0:	4620      	mov	r0, r4
 80039d2:	f7ff fe81 	bl	80036d8 <cliShowPrompt>
  switch(p_cli->state)
 80039d6:	7c23      	ldrb	r3, [r4, #16]
 80039d8:	3b01      	subs	r3, #1
 80039da:	2b03      	cmp	r3, #3
 80039dc:	f200 80c8 	bhi.w	8003b70 <cliUpdate+0x1d4>
 80039e0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80039e4:	00cc00c4 	.word	0x00cc00c4
 80039e8:	015600cf 	.word	0x015600cf
    switch(rx_data)
 80039ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80039ee:	d169      	bne.n	8003ac4 <cliUpdate+0x128>
        if (line->cursor < line->count)
 80039f0:	f890 c3f1 	ldrb.w	ip, [r0, #1009]	@ 0x3f1
 80039f4:	f890 e3f2 	ldrb.w	lr, [r0, #1010]	@ 0x3f2
 80039f8:	45f4      	cmp	ip, lr
 80039fa:	d2ec      	bcs.n	80039d6 <cliUpdate+0x3a>
          mov_len = line->count - line->cursor;
 80039fc:	ebae 050c 	sub.w	r5, lr, ip
 8003a00:	b2ed      	uxtb	r5, r5
          for (int i=1; i<mov_len; i++)
 8003a02:	2201      	movs	r2, #1
 8003a04:	e012      	b.n	8003a2c <cliUpdate+0x90>
          cliLineAdd(p_cli);
 8003a06:	f7ff fdd2 	bl	80035ae <cliLineAdd>
          cliRunCmd(p_cli);
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	f7ff ff90 	bl	8003930 <cliRunCmd>
 8003a10:	e7d7      	b.n	80039c2 <cliUpdate+0x26>
        p_cli->state = CLI_RX_SP1;
 8003a12:	2301      	movs	r3, #1
 8003a14:	7403      	strb	r3, [r0, #16]
        break;
 8003a16:	e7de      	b.n	80039d6 <cliUpdate+0x3a>
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8003a18:	eb0c 0302 	add.w	r3, ip, r2
 8003a1c:	1e59      	subs	r1, r3, #1
 8003a1e:	4423      	add	r3, r4
 8003a20:	f893 03b0 	ldrb.w	r0, [r3, #944]	@ 0x3b0
 8003a24:	1863      	adds	r3, r4, r1
 8003a26:	f883 03b0 	strb.w	r0, [r3, #944]	@ 0x3b0
          for (int i=1; i<mov_len; i++)
 8003a2a:	3201      	adds	r2, #1
 8003a2c:	4295      	cmp	r5, r2
 8003a2e:	dcf3      	bgt.n	8003a18 <cliUpdate+0x7c>
          line->count--;
 8003a30:	f10e 3eff 	add.w	lr, lr, #4294967295
 8003a34:	fa5f fe8e 	uxtb.w	lr, lr
 8003a38:	f884 e3f2 	strb.w	lr, [r4, #1010]	@ 0x3f2
          line->buf[line->count] = 0;
 8003a3c:	44a6      	add	lr, r4
 8003a3e:	2300      	movs	r3, #0
 8003a40:	f88e 33b0 	strb.w	r3, [lr, #944]	@ 0x3b0
          uartPrintf(p_cli->ch, "\x1B[1P");
 8003a44:	4994      	ldr	r1, [pc, #592]	@ (8003c98 <cliUpdate+0x2fc>)
 8003a46:	7820      	ldrb	r0, [r4, #0]
 8003a48:	f7ff f8d6 	bl	8002bf8 <uartPrintf>
 8003a4c:	e7c3      	b.n	80039d6 <cliUpdate+0x3a>
        if (line->count > 0 && line->cursor > 0)
 8003a4e:	f890 33f2 	ldrb.w	r3, [r0, #1010]	@ 0x3f2
 8003a52:	b35b      	cbz	r3, 8003aac <cliUpdate+0x110>
 8003a54:	f890 03f1 	ldrb.w	r0, [r0, #1009]	@ 0x3f1
 8003a58:	b340      	cbz	r0, 8003aac <cliUpdate+0x110>
          if (line->cursor == line->count)
 8003a5a:	4283      	cmp	r3, r0
 8003a5c:	d009      	beq.n	8003a72 <cliUpdate+0xd6>
          if (line->cursor < line->count)
 8003a5e:	f894 c3f2 	ldrb.w	ip, [r4, #1010]	@ 0x3f2
 8003a62:	4560      	cmp	r0, ip
 8003a64:	d222      	bcs.n	8003aac <cliUpdate+0x110>
            mov_len = line->count - line->cursor;
 8003a66:	ebac 0e00 	sub.w	lr, ip, r0
 8003a6a:	fa5f fe8e 	uxtb.w	lr, lr
            for (int i=0; i<mov_len; i++)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	e011      	b.n	8003a96 <cliUpdate+0xfa>
            line->count--;
 8003a72:	3b01      	subs	r3, #1
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	f884 33f2 	strb.w	r3, [r4, #1010]	@ 0x3f2
            line->buf[line->count] = 0;
 8003a7a:	4423      	add	r3, r4
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
 8003a82:	e7ec      	b.n	8003a5e <cliUpdate+0xc2>
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8003a84:	1883      	adds	r3, r0, r2
 8003a86:	1e59      	subs	r1, r3, #1
 8003a88:	4423      	add	r3, r4
 8003a8a:	f893 53b0 	ldrb.w	r5, [r3, #944]	@ 0x3b0
 8003a8e:	1863      	adds	r3, r4, r1
 8003a90:	f883 53b0 	strb.w	r5, [r3, #944]	@ 0x3b0
            for (int i=0; i<mov_len; i++)
 8003a94:	3201      	adds	r2, #1
 8003a96:	4596      	cmp	lr, r2
 8003a98:	dcf4      	bgt.n	8003a84 <cliUpdate+0xe8>
            line->count--;
 8003a9a:	f10c 33ff 	add.w	r3, ip, #4294967295
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	f884 33f2 	strb.w	r3, [r4, #1010]	@ 0x3f2
            line->buf[line->count] = 0;
 8003aa4:	4423      	add	r3, r4
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
        if (line->cursor > 0)
 8003aac:	f894 33f1 	ldrb.w	r3, [r4, #1009]	@ 0x3f1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d090      	beq.n	80039d6 <cliUpdate+0x3a>
          line->cursor--;
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	f884 33f1 	strb.w	r3, [r4, #1009]	@ 0x3f1
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 8003aba:	4978      	ldr	r1, [pc, #480]	@ (8003c9c <cliUpdate+0x300>)
 8003abc:	7820      	ldrb	r0, [r4, #0]
 8003abe:	f7ff f89b 	bl	8002bf8 <uartPrintf>
 8003ac2:	e788      	b.n	80039d6 <cliUpdate+0x3a>
        if ((line->count + 1) < line->buf_len)
 8003ac4:	f894 33f2 	ldrb.w	r3, [r4, #1010]	@ 0x3f2
 8003ac8:	1c59      	adds	r1, r3, #1
 8003aca:	f894 23f0 	ldrb.w	r2, [r4, #1008]	@ 0x3f0
 8003ace:	4291      	cmp	r1, r2
 8003ad0:	da81      	bge.n	80039d6 <cliUpdate+0x3a>
          if (line->cursor == line->count)
 8003ad2:	f894 23f1 	ldrb.w	r2, [r4, #1009]	@ 0x3f1
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d016      	beq.n	8003b08 <cliUpdate+0x16c>
          if (line->cursor < line->count)
 8003ada:	f894 c3f1 	ldrb.w	ip, [r4, #1009]	@ 0x3f1
 8003ade:	f894 03f2 	ldrb.w	r0, [r4, #1010]	@ 0x3f2
 8003ae2:	4584      	cmp	ip, r0
 8003ae4:	f4bf af77 	bcs.w	80039d6 <cliUpdate+0x3a>
            mov_len = line->count - line->cursor;
 8003ae8:	eba0 050c 	sub.w	r5, r0, ip
 8003aec:	b2ed      	uxtb	r5, r5
            for (int i=0; i<mov_len; i++)
 8003aee:	2200      	movs	r2, #0
 8003af0:	4295      	cmp	r5, r2
 8003af2:	dd24      	ble.n	8003b3e <cliUpdate+0x1a2>
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8003af4:	1a83      	subs	r3, r0, r2
 8003af6:	1e59      	subs	r1, r3, #1
 8003af8:	4421      	add	r1, r4
 8003afa:	f891 13b0 	ldrb.w	r1, [r1, #944]	@ 0x3b0
 8003afe:	4423      	add	r3, r4
 8003b00:	f883 13b0 	strb.w	r1, [r3, #944]	@ 0x3b0
            for (int i=0; i<mov_len; i++)
 8003b04:	3201      	adds	r2, #1
 8003b06:	e7f3      	b.n	8003af0 <cliUpdate+0x154>
            uartWrite(p_cli->ch, &rx_data, 1);
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f10d 0107 	add.w	r1, sp, #7
 8003b0e:	7820      	ldrb	r0, [r4, #0]
 8003b10:	f7ff f846 	bl	8002ba0 <uartWrite>
            line->buf[line->cursor] = rx_data;
 8003b14:	f894 23f1 	ldrb.w	r2, [r4, #1009]	@ 0x3f1
 8003b18:	18a3      	adds	r3, r4, r2
 8003b1a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8003b1e:	f883 13b0 	strb.w	r1, [r3, #944]	@ 0x3b0
            line->count++;
 8003b22:	f894 33f2 	ldrb.w	r3, [r4, #1010]	@ 0x3f2
 8003b26:	3301      	adds	r3, #1
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	f884 33f2 	strb.w	r3, [r4, #1010]	@ 0x3f2
            line->cursor++;
 8003b2e:	3201      	adds	r2, #1
 8003b30:	f884 23f1 	strb.w	r2, [r4, #1009]	@ 0x3f1
            line->buf[line->count] = 0;
 8003b34:	4423      	add	r3, r4
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
 8003b3c:	e7cd      	b.n	8003ada <cliUpdate+0x13e>
            line->buf[line->cursor] = rx_data;
 8003b3e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8003b42:	eb04 030c 	add.w	r3, r4, ip
 8003b46:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
            line->count++;
 8003b4a:	3001      	adds	r0, #1
 8003b4c:	b2c0      	uxtb	r0, r0
 8003b4e:	f884 03f2 	strb.w	r0, [r4, #1010]	@ 0x3f2
            line->cursor++;
 8003b52:	f10c 0c01 	add.w	ip, ip, #1
 8003b56:	f884 c3f1 	strb.w	ip, [r4, #1009]	@ 0x3f1
            line->buf[line->count] = 0;
 8003b5a:	4420      	add	r0, r4
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f880 33b0 	strb.w	r3, [r0, #944]	@ 0x3b0
            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8003b62:	494f      	ldr	r1, [pc, #316]	@ (8003ca0 <cliUpdate+0x304>)
 8003b64:	7820      	ldrb	r0, [r4, #0]
 8003b66:	f7ff f847 	bl	8002bf8 <uartPrintf>
 8003b6a:	e734      	b.n	80039d6 <cliUpdate+0x3a>
      p_cli->state = CLI_RX_SP2;
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	7423      	strb	r3, [r4, #16]
  cliShowLog(p_cli);
 8003b70:	4620      	mov	r0, r4
 8003b72:	f7ff fe57 	bl	8003824 <cliShowLog>
}
 8003b76:	2000      	movs	r0, #0
 8003b78:	b005      	add	sp, #20
 8003b7a:	bd30      	pop	{r4, r5, pc}
      p_cli->state = CLI_RX_SP3;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	7423      	strb	r3, [r4, #16]
      break;
 8003b80:	e7f6      	b.n	8003b70 <cliUpdate+0x1d4>
      p_cli->state = CLI_RX_IDLE;
 8003b82:	2300      	movs	r3, #0
 8003b84:	7423      	strb	r3, [r4, #16]
      if (rx_data == CLI_KEY_LEFT)
 8003b86:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b8a:	2b44      	cmp	r3, #68	@ 0x44
 8003b8c:	d026      	beq.n	8003bdc <cliUpdate+0x240>
      if (rx_data == CLI_KEY_RIGHT)
 8003b8e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b92:	2b43      	cmp	r3, #67	@ 0x43
 8003b94:	d037      	beq.n	8003c06 <cliUpdate+0x26a>
      if (rx_data == CLI_KEY_UP)
 8003b96:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b9a:	2b41      	cmp	r3, #65	@ 0x41
 8003b9c:	d04a      	beq.n	8003c34 <cliUpdate+0x298>
      if (rx_data == CLI_KEY_DOWN)
 8003b9e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003ba2:	2b42      	cmp	r3, #66	@ 0x42
 8003ba4:	d050      	beq.n	8003c48 <cliUpdate+0x2ac>
      if (rx_data == CLI_KEY_HOME)
 8003ba6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003baa:	2b31      	cmp	r3, #49	@ 0x31
 8003bac:	d056      	beq.n	8003c5c <cliUpdate+0x2c0>
      if (rx_data == CLI_KEY_END)
 8003bae:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003bb2:	2b34      	cmp	r3, #52	@ 0x34
 8003bb4:	d1dc      	bne.n	8003b70 <cliUpdate+0x1d4>
        if (line->cursor < line->count)
 8003bb6:	f894 33f1 	ldrb.w	r3, [r4, #1009]	@ 0x3f1
 8003bba:	f894 23f2 	ldrb.w	r2, [r4, #1010]	@ 0x3f2
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d358      	bcc.n	8003c74 <cliUpdate+0x2d8>
        if (line->cursor > line->count)
 8003bc2:	f894 23f1 	ldrb.w	r2, [r4, #1009]	@ 0x3f1
 8003bc6:	f894 33f2 	ldrb.w	r3, [r4, #1010]	@ 0x3f2
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d859      	bhi.n	8003c82 <cliUpdate+0x2e6>
        line->cursor = line->count;
 8003bce:	f894 33f2 	ldrb.w	r3, [r4, #1010]	@ 0x3f2
 8003bd2:	f884 33f1 	strb.w	r3, [r4, #1009]	@ 0x3f1
        p_cli->state = CLI_RX_SP4;
 8003bd6:	2304      	movs	r3, #4
 8003bd8:	7423      	strb	r3, [r4, #16]
 8003bda:	e7c9      	b.n	8003b70 <cliUpdate+0x1d4>
        if (line->cursor > 0)
 8003bdc:	f894 23f1 	ldrb.w	r2, [r4, #1009]	@ 0x3f1
 8003be0:	2a00      	cmp	r2, #0
 8003be2:	d0d4      	beq.n	8003b8e <cliUpdate+0x1f2>
          line->cursor--;
 8003be4:	3a01      	subs	r2, #1
 8003be6:	f884 23f1 	strb.w	r2, [r4, #1009]	@ 0x3f1
          tx_buf[0] = 0x1B;
 8003bea:	221b      	movs	r2, #27
 8003bec:	f88d 2008 	strb.w	r2, [sp, #8]
          tx_buf[1] = 0x5B;
 8003bf0:	225b      	movs	r2, #91	@ 0x5b
 8003bf2:	f88d 2009 	strb.w	r2, [sp, #9]
          tx_buf[2] = rx_data;
 8003bf6:	f88d 300a 	strb.w	r3, [sp, #10]
          uartWrite(p_cli->ch, tx_buf, 3);
 8003bfa:	2203      	movs	r2, #3
 8003bfc:	a902      	add	r1, sp, #8
 8003bfe:	7820      	ldrb	r0, [r4, #0]
 8003c00:	f7fe ffce 	bl	8002ba0 <uartWrite>
 8003c04:	e7c3      	b.n	8003b8e <cliUpdate+0x1f2>
        if (line->cursor < line->count)
 8003c06:	f894 23f1 	ldrb.w	r2, [r4, #1009]	@ 0x3f1
 8003c0a:	f894 13f2 	ldrb.w	r1, [r4, #1010]	@ 0x3f2
 8003c0e:	428a      	cmp	r2, r1
 8003c10:	d2c1      	bcs.n	8003b96 <cliUpdate+0x1fa>
          line->cursor++;
 8003c12:	3201      	adds	r2, #1
 8003c14:	f884 23f1 	strb.w	r2, [r4, #1009]	@ 0x3f1
          tx_buf[0] = 0x1B;
 8003c18:	221b      	movs	r2, #27
 8003c1a:	f88d 2008 	strb.w	r2, [sp, #8]
          tx_buf[1] = 0x5B;
 8003c1e:	225b      	movs	r2, #91	@ 0x5b
 8003c20:	f88d 2009 	strb.w	r2, [sp, #9]
          tx_buf[2] = rx_data;
 8003c24:	f88d 300a 	strb.w	r3, [sp, #10]
          uartWrite(p_cli->ch, tx_buf, 3);
 8003c28:	2203      	movs	r2, #3
 8003c2a:	a902      	add	r1, sp, #8
 8003c2c:	7820      	ldrb	r0, [r4, #0]
 8003c2e:	f7fe ffb7 	bl	8002ba0 <uartWrite>
 8003c32:	e7b0      	b.n	8003b96 <cliUpdate+0x1fa>
        cliLineChange(p_cli, true);
 8003c34:	2101      	movs	r1, #1
 8003c36:	4620      	mov	r0, r4
 8003c38:	f7ff fd5e 	bl	80036f8 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8003c3c:	f504 716c 	add.w	r1, r4, #944	@ 0x3b0
 8003c40:	7820      	ldrb	r0, [r4, #0]
 8003c42:	f7fe ffd9 	bl	8002bf8 <uartPrintf>
 8003c46:	e7aa      	b.n	8003b9e <cliUpdate+0x202>
        cliLineChange(p_cli, false);
 8003c48:	2100      	movs	r1, #0
 8003c4a:	4620      	mov	r0, r4
 8003c4c:	f7ff fd54 	bl	80036f8 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8003c50:	f504 716c 	add.w	r1, r4, #944	@ 0x3b0
 8003c54:	7820      	ldrb	r0, [r4, #0]
 8003c56:	f7fe ffcf 	bl	8002bf8 <uartPrintf>
 8003c5a:	e7a4      	b.n	8003ba6 <cliUpdate+0x20a>
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8003c5c:	f894 23f1 	ldrb.w	r2, [r4, #1009]	@ 0x3f1
 8003c60:	4910      	ldr	r1, [pc, #64]	@ (8003ca4 <cliUpdate+0x308>)
 8003c62:	7820      	ldrb	r0, [r4, #0]
 8003c64:	f7fe ffc8 	bl	8002bf8 <uartPrintf>
        line->cursor = 0;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f884 33f1 	strb.w	r3, [r4, #1009]	@ 0x3f1
        p_cli->state = CLI_RX_SP4;
 8003c6e:	2304      	movs	r3, #4
 8003c70:	7423      	strb	r3, [r4, #16]
 8003c72:	e79c      	b.n	8003bae <cliUpdate+0x212>
          mov_len = line->count - line->cursor;
 8003c74:	1ad2      	subs	r2, r2, r3
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8003c76:	b292      	uxth	r2, r2
 8003c78:	490b      	ldr	r1, [pc, #44]	@ (8003ca8 <cliUpdate+0x30c>)
 8003c7a:	7820      	ldrb	r0, [r4, #0]
 8003c7c:	f7fe ffbc 	bl	8002bf8 <uartPrintf>
 8003c80:	e79f      	b.n	8003bc2 <cliUpdate+0x226>
          mov_len = line->cursor - line->count;
 8003c82:	1ad2      	subs	r2, r2, r3
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 8003c84:	b292      	uxth	r2, r2
 8003c86:	4907      	ldr	r1, [pc, #28]	@ (8003ca4 <cliUpdate+0x308>)
 8003c88:	7820      	ldrb	r0, [r4, #0]
 8003c8a:	f7fe ffb5 	bl	8002bf8 <uartPrintf>
 8003c8e:	e79e      	b.n	8003bce <cliUpdate+0x232>
      p_cli->state = CLI_RX_IDLE;
 8003c90:	2300      	movs	r3, #0
 8003c92:	7423      	strb	r3, [r4, #16]
      break;
 8003c94:	e76c      	b.n	8003b70 <cliUpdate+0x1d4>
 8003c96:	bf00      	nop
 8003c98:	08015fe0 	.word	0x08015fe0
 8003c9c:	08015fe8 	.word	0x08015fe8
 8003ca0:	08015ff0 	.word	0x08015ff0
 8003ca4:	08015f48 	.word	0x08015f48
 8003ca8:	08015ffc 	.word	0x08015ffc

08003cac <cliMain>:
{
 8003cac:	b538      	push	{r3, r4, r5, lr}
  if (cli_node.is_open != true)
 8003cae:	4b09      	ldr	r3, [pc, #36]	@ (8003cd4 <cliMain+0x28>)
 8003cb0:	7a1c      	ldrb	r4, [r3, #8]
 8003cb2:	b90c      	cbnz	r4, 8003cb8 <cliMain+0xc>
}
 8003cb4:	4620      	mov	r0, r4
 8003cb6:	bd38      	pop	{r3, r4, r5, pc}
  if (uartAvailable(cli_node.ch) > 0)
 8003cb8:	7818      	ldrb	r0, [r3, #0]
 8003cba:	f7fe ff15 	bl	8002ae8 <uartAvailable>
 8003cbe:	2800      	cmp	r0, #0
 8003cc0:	d0f8      	beq.n	8003cb4 <cliMain+0x8>
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 8003cc2:	4d04      	ldr	r5, [pc, #16]	@ (8003cd4 <cliMain+0x28>)
 8003cc4:	7828      	ldrb	r0, [r5, #0]
 8003cc6:	f7fe ff3b 	bl	8002b40 <uartRead>
 8003cca:	4601      	mov	r1, r0
 8003ccc:	4628      	mov	r0, r5
 8003cce:	f7ff fe65 	bl	800399c <cliUpdate>
 8003cd2:	e7ef      	b.n	8003cb4 <cliMain+0x8>
 8003cd4:	20005e70 	.word	0x20005e70

08003cd8 <cliShowList>:

  return ret;
}

void cliShowList(cli_args_t *args)
{
 8003cd8:	b510      	push	{r4, lr}
  cli_t *p_cli = &cli_node;


  cliPrintf("\r\n");
 8003cda:	480f      	ldr	r0, [pc, #60]	@ (8003d18 <cliShowList+0x40>)
 8003cdc:	f7ff fe0e 	bl	80038fc <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 8003ce0:	480e      	ldr	r0, [pc, #56]	@ (8003d1c <cliShowList+0x44>)
 8003ce2:	f7ff fe0b 	bl	80038fc <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8003ce6:	2400      	movs	r4, #0
 8003ce8:	e00c      	b.n	8003d04 <cliShowList+0x2c>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 8003cea:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8003cee:	0098      	lsls	r0, r3, #2
 8003cf0:	f500 707e 	add.w	r0, r0, #1016	@ 0x3f8
 8003cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d20 <cliShowList+0x48>)
 8003cf6:	4418      	add	r0, r3
 8003cf8:	f7ff fe00 	bl	80038fc <cliPrintf>
    cliPrintf("\r\n");
 8003cfc:	4806      	ldr	r0, [pc, #24]	@ (8003d18 <cliShowList+0x40>)
 8003cfe:	f7ff fdfd 	bl	80038fc <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 8003d02:	3401      	adds	r4, #1
 8003d04:	4b06      	ldr	r3, [pc, #24]	@ (8003d20 <cliShowList+0x48>)
 8003d06:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8003d0a:	42a3      	cmp	r3, r4
 8003d0c:	dced      	bgt.n	8003cea <cliShowList+0x12>
  }

  cliPrintf("-----------------------------\r\n");
 8003d0e:	4805      	ldr	r0, [pc, #20]	@ (8003d24 <cliShowList+0x4c>)
 8003d10:	f7ff fdf4 	bl	80038fc <cliPrintf>
}
 8003d14:	bd10      	pop	{r4, pc}
 8003d16:	bf00      	nop
 8003d18:	08015f1c 	.word	0x08015f1c
 8003d1c:	08016004 	.word	0x08016004
 8003d20:	20005e70 	.word	0x20005e70
 8003d24:	08016024 	.word	0x08016024

08003d28 <cliKeepLoop>:
{
 8003d28:	b508      	push	{r3, lr}
  if (uartAvailable(p_cli->ch) == 0)
 8003d2a:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <cliKeepLoop+0x14>)
 8003d2c:	7818      	ldrb	r0, [r3, #0]
 8003d2e:	f7fe fedb 	bl	8002ae8 <uartAvailable>
 8003d32:	b908      	cbnz	r0, 8003d38 <cliKeepLoop+0x10>
    return true;
 8003d34:	2001      	movs	r0, #1
}
 8003d36:	bd08      	pop	{r3, pc}
    return false;
 8003d38:	2000      	movs	r0, #0
 8003d3a:	e7fc      	b.n	8003d36 <cliKeepLoop+0xe>
 8003d3c:	20005e70 	.word	0x20005e70

08003d40 <cliAdd>:
{
 8003d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8003d44:	4b11      	ldr	r3, [pc, #68]	@ (8003d8c <cliAdd+0x4c>)
 8003d46:	f8b3 53f4 	ldrh.w	r5, [r3, #1012]	@ 0x3f4
 8003d4a:	2d1f      	cmp	r5, #31
 8003d4c:	d902      	bls.n	8003d54 <cliAdd+0x14>
    return false;
 8003d4e:	2000      	movs	r0, #0
}
 8003d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d54:	460e      	mov	r6, r1
  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8003d56:	00af      	lsls	r7, r5, #2
 8003d58:	eb05 0485 	add.w	r4, r5, r5, lsl #2
 8003d5c:	00a4      	lsls	r4, r4, #2
 8003d5e:	f504 747e 	add.w	r4, r4, #1016	@ 0x3f8
 8003d62:	4698      	mov	r8, r3
 8003d64:	441c      	add	r4, r3
 8003d66:	4601      	mov	r1, r0
 8003d68:	4620      	mov	r0, r4
 8003d6a:	f007 fc70 	bl	800b64e <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8003d6e:	442f      	add	r7, r5
 8003d70:	eb08 0787 	add.w	r7, r8, r7, lsl #2
 8003d74:	f8c7 6408 	str.w	r6, [r7, #1032]	@ 0x408
  cliToUpper(p_cli->cmd_list[index].cmd_str);
 8003d78:	4620      	mov	r0, r4
 8003d7a:	f7ff fc3f 	bl	80035fc <cliToUpper>
  p_cli->cmd_count++;
 8003d7e:	f8b8 33f4 	ldrh.w	r3, [r8, #1012]	@ 0x3f4
 8003d82:	3301      	adds	r3, #1
 8003d84:	f8a8 33f4 	strh.w	r3, [r8, #1012]	@ 0x3f4
  return ret;
 8003d88:	2001      	movs	r0, #1
 8003d8a:	e7e1      	b.n	8003d50 <cliAdd+0x10>
 8003d8c:	20005e70 	.word	0x20005e70

08003d90 <cliInit>:
{
 8003d90:	b508      	push	{r3, lr}
  cli_node.is_open = false;
 8003d92:	4810      	ldr	r0, [pc, #64]	@ (8003dd4 <cliInit+0x44>)
 8003d94:	2300      	movs	r3, #0
 8003d96:	7203      	strb	r3, [r0, #8]
  cli_node.is_log  = false;
 8003d98:	7243      	strb	r3, [r0, #9]
  cli_node.state   = CLI_RX_IDLE;
 8003d9a:	7403      	strb	r3, [r0, #16]
  cli_node.hist_line_i     = 0;
 8003d9c:	f880 3195 	strb.w	r3, [r0, #405]	@ 0x195
  cli_node.hist_line_last  = 0;
 8003da0:	f880 3196 	strb.w	r3, [r0, #406]	@ 0x196
  cli_node.hist_line_count = 0;
 8003da4:	f880 3197 	strb.w	r3, [r0, #407]	@ 0x197
  cli_node.hist_line_new   = false;
 8003da8:	f880 3194 	strb.w	r3, [r0, #404]	@ 0x194
  cli_node.cmd_args.getData  = cliArgsGetData;
 8003dac:	4b0a      	ldr	r3, [pc, #40]	@ (8003dd8 <cliInit+0x48>)
 8003dae:	f8c0 3680 	str.w	r3, [r0, #1664]	@ 0x680
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8003db2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ddc <cliInit+0x4c>)
 8003db4:	f8c0 3684 	str.w	r3, [r0, #1668]	@ 0x684
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 8003db8:	4b09      	ldr	r3, [pc, #36]	@ (8003de0 <cliInit+0x50>)
 8003dba:	f8c0 3688 	str.w	r3, [r0, #1672]	@ 0x688
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8003dbe:	4b09      	ldr	r3, [pc, #36]	@ (8003de4 <cliInit+0x54>)
 8003dc0:	f8c0 368c 	str.w	r3, [r0, #1676]	@ 0x68c
  cliLineClean(&cli_node);
 8003dc4:	f7ff fbe8 	bl	8003598 <cliLineClean>
  cliAdd("help", cliShowList);  
 8003dc8:	4907      	ldr	r1, [pc, #28]	@ (8003de8 <cliInit+0x58>)
 8003dca:	4808      	ldr	r0, [pc, #32]	@ (8003dec <cliInit+0x5c>)
 8003dcc:	f7ff ffb8 	bl	8003d40 <cliAdd>
}
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	bd08      	pop	{r3, pc}
 8003dd4:	20005e70 	.word	0x20005e70
 8003dd8:	080036b1 	.word	0x080036b1
 8003ddc:	08003685 	.word	0x08003685
 8003de0:	08003635 	.word	0x08003635
 8003de4:	08003655 	.word	0x08003655
 8003de8:	08003cd9 	.word	0x08003cd9
 8003dec:	08016044 	.word	0x08016044

08003df0 <cliShowCursor>:
 
void cliShowCursor(bool visibility)
{
 8003df0:	b508      	push	{r3, lr}
  if (visibility == false)
 8003df2:	b918      	cbnz	r0, 8003dfc <cliShowCursor+0xc>
  {
    cliPrintf("\033[?25l");
 8003df4:	4803      	ldr	r0, [pc, #12]	@ (8003e04 <cliShowCursor+0x14>)
 8003df6:	f7ff fd81 	bl	80038fc <cliPrintf>
  }
  else
  {
    cliPrintf("\033[?25h");
  }
}
 8003dfa:	bd08      	pop	{r3, pc}
    cliPrintf("\033[?25h");
 8003dfc:	4802      	ldr	r0, [pc, #8]	@ (8003e08 <cliShowCursor+0x18>)
 8003dfe:	f7ff fd7d 	bl	80038fc <cliPrintf>
}
 8003e02:	e7fa      	b.n	8003dfa <cliShowCursor+0xa>
 8003e04:	0801604c 	.word	0x0801604c
 8003e08:	08016054 	.word	0x08016054

08003e0c <cliMoveUp>:

void cliMoveUp(uint8_t y)
{
 8003e0c:	b508      	push	{r3, lr}
 8003e0e:	4601      	mov	r1, r0
  cliPrintf("\x1B[%dA", y);
 8003e10:	4801      	ldr	r0, [pc, #4]	@ (8003e18 <cliMoveUp+0xc>)
 8003e12:	f7ff fd73 	bl	80038fc <cliPrintf>
}
 8003e16:	bd08      	pop	{r3, pc}
 8003e18:	0801605c 	.word	0x0801605c

08003e1c <cliMoveDown>:

void cliMoveDown(uint8_t y)
{
 8003e1c:	b508      	push	{r3, lr}
 8003e1e:	4601      	mov	r1, r0
  cliPrintf("\x1B[%dB", y);
 8003e20:	4801      	ldr	r0, [pc, #4]	@ (8003e28 <cliMoveDown+0xc>)
 8003e22:	f7ff fd6b 	bl	80038fc <cliPrintf>
}
 8003e26:	bd08      	pop	{r3, pc}
 8003e28:	08016064 	.word	0x08016064

08003e2c <MX_DAC1_Init>:
DAC_HandleTypeDef hdac2;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8003e2c:	b500      	push	{lr}
 8003e2e:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003e30:	2230      	movs	r2, #48	@ 0x30
 8003e32:	2100      	movs	r1, #0
 8003e34:	4668      	mov	r0, sp
 8003e36:	f007 fb4d 	bl	800b4d4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8003e3a:	4811      	ldr	r0, [pc, #68]	@ (8003e80 <MX_DAC1_Init+0x54>)
 8003e3c:	4b11      	ldr	r3, [pc, #68]	@ (8003e84 <MX_DAC1_Init+0x58>)
 8003e3e:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003e40:	f002 f834 	bl	8005eac <HAL_DAC_Init>
 8003e44:	b9a8      	cbnz	r0, 8003e72 <MX_DAC1_Init+0x46>
    Error_Handler();
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003e46:	2302      	movs	r3, #2
 8003e48:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003e50:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003e54:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003e56:	9203      	str	r2, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003e58:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003e5a:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003e60:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003e62:	4669      	mov	r1, sp
 8003e64:	4806      	ldr	r0, [pc, #24]	@ (8003e80 <MX_DAC1_Init+0x54>)
 8003e66:	f002 f8d1 	bl	800600c <HAL_DAC_ConfigChannel>
 8003e6a:	b928      	cbnz	r0, 8003e78 <MX_DAC1_Init+0x4c>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003e6c:	b00d      	add	sp, #52	@ 0x34
 8003e6e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003e72:	f000 fa75 	bl	8004360 <Error_Handler>
 8003e76:	e7e6      	b.n	8003e46 <MX_DAC1_Init+0x1a>
    Error_Handler();
 8003e78:	f000 fa72 	bl	8004360 <Error_Handler>
}
 8003e7c:	e7f6      	b.n	8003e6c <MX_DAC1_Init+0x40>
 8003e7e:	bf00      	nop
 8003e80:	20006574 	.word	0x20006574
 8003e84:	50000800 	.word	0x50000800

08003e88 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8003e88:	b500      	push	{lr}
 8003e8a:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003e8c:	2230      	movs	r2, #48	@ 0x30
 8003e8e:	2100      	movs	r1, #0
 8003e90:	4668      	mov	r0, sp
 8003e92:	f007 fb1f 	bl	800b4d4 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8003e96:	4811      	ldr	r0, [pc, #68]	@ (8003edc <MX_DAC2_Init+0x54>)
 8003e98:	4b11      	ldr	r3, [pc, #68]	@ (8003ee0 <MX_DAC2_Init+0x58>)
 8003e9a:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8003e9c:	f002 f806 	bl	8005eac <HAL_DAC_Init>
 8003ea0:	b9a8      	cbnz	r0, 8003ece <MX_DAC2_Init+0x46>
    Error_Handler();
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003eac:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003eb0:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003eb2:	9203      	str	r2, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003eb4:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003eb6:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003ebc:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003ebe:	4669      	mov	r1, sp
 8003ec0:	4806      	ldr	r0, [pc, #24]	@ (8003edc <MX_DAC2_Init+0x54>)
 8003ec2:	f002 f8a3 	bl	800600c <HAL_DAC_ConfigChannel>
 8003ec6:	b928      	cbnz	r0, 8003ed4 <MX_DAC2_Init+0x4c>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8003ec8:	b00d      	add	sp, #52	@ 0x34
 8003eca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003ece:	f000 fa47 	bl	8004360 <Error_Handler>
 8003ed2:	e7e6      	b.n	8003ea2 <MX_DAC2_Init+0x1a>
    Error_Handler();
 8003ed4:	f000 fa44 	bl	8004360 <Error_Handler>
}
 8003ed8:	e7f6      	b.n	8003ec8 <MX_DAC2_Init+0x40>
 8003eda:	bf00      	nop
 8003edc:	20006560 	.word	0x20006560
 8003ee0:	50000c00 	.word	0x50000c00

08003ee4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8003ee4:	b530      	push	{r4, r5, lr}
 8003ee6:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee8:	2300      	movs	r3, #0
 8003eea:	9305      	str	r3, [sp, #20]
 8003eec:	9306      	str	r3, [sp, #24]
 8003eee:	9307      	str	r3, [sp, #28]
 8003ef0:	9308      	str	r3, [sp, #32]
 8003ef2:	9309      	str	r3, [sp, #36]	@ 0x24
  if(dacHandle->Instance==DAC1)
 8003ef4:	6803      	ldr	r3, [r0, #0]
 8003ef6:	4a33      	ldr	r2, [pc, #204]	@ (8003fc4 <HAL_DAC_MspInit+0xe0>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d004      	beq.n	8003f06 <HAL_DAC_MspInit+0x22>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
  else if(dacHandle->Instance==DAC2)
 8003efc:	4a32      	ldr	r2, [pc, #200]	@ (8003fc8 <HAL_DAC_MspInit+0xe4>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d03b      	beq.n	8003f7a <HAL_DAC_MspInit+0x96>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8003f02:	b00b      	add	sp, #44	@ 0x2c
 8003f04:	bd30      	pop	{r4, r5, pc}
 8003f06:	4604      	mov	r4, r0
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003f08:	4b30      	ldr	r3, [pc, #192]	@ (8003fcc <HAL_DAC_MspInit+0xe8>)
 8003f0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003f10:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003f12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f14:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8003f18:	9201      	str	r2, [sp, #4]
 8003f1a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f1e:	f042 0201 	orr.w	r2, r2, #1
 8003f22:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	9302      	str	r3, [sp, #8]
 8003f2c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = MCU_DAC1_Pin;
 8003f2e:	2510      	movs	r5, #16
 8003f30:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f32:	2303      	movs	r3, #3
 8003f34:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCU_DAC1_GPIO_Port, &GPIO_InitStruct);
 8003f36:	a905      	add	r1, sp, #20
 8003f38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f3c:	f002 fbac 	bl	8006698 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8003f40:	4823      	ldr	r0, [pc, #140]	@ (8003fd0 <HAL_DAC_MspInit+0xec>)
 8003f42:	4b24      	ldr	r3, [pc, #144]	@ (8003fd4 <HAL_DAC_MspInit+0xf0>)
 8003f44:	6003      	str	r3, [r0, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8003f46:	2306      	movs	r3, #6
 8003f48:	6043      	str	r3, [r0, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f4a:	6085      	str	r5, [r0, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	60c3      	str	r3, [r0, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003f50:	2280      	movs	r2, #128	@ 0x80
 8003f52:	6102      	str	r2, [r0, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f58:	6142      	str	r2, [r0, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003f5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f5e:	6182      	str	r2, [r0, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003f60:	2220      	movs	r2, #32
 8003f62:	61c2      	str	r2, [r0, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003f64:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003f66:	f002 f9ad 	bl	80062c4 <HAL_DMA_Init>
 8003f6a:	b918      	cbnz	r0, 8003f74 <HAL_DAC_MspInit+0x90>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8003f6c:	4b18      	ldr	r3, [pc, #96]	@ (8003fd0 <HAL_DAC_MspInit+0xec>)
 8003f6e:	60a3      	str	r3, [r4, #8]
 8003f70:	629c      	str	r4, [r3, #40]	@ 0x28
 8003f72:	e7c6      	b.n	8003f02 <HAL_DAC_MspInit+0x1e>
      Error_Handler();
 8003f74:	f000 f9f4 	bl	8004360 <Error_Handler>
 8003f78:	e7f8      	b.n	8003f6c <HAL_DAC_MspInit+0x88>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8003f7a:	4b14      	ldr	r3, [pc, #80]	@ (8003fcc <HAL_DAC_MspInit+0xe8>)
 8003f7c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f7e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003f82:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003f84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f86:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8003f8a:	9203      	str	r2, [sp, #12]
 8003f8c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f90:	f042 0201 	orr.w	r2, r2, #1
 8003f94:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	9304      	str	r3, [sp, #16]
 8003f9e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = MCU_DAC2_Pin;
 8003fa0:	2340      	movs	r3, #64	@ 0x40
 8003fa2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCU_DAC2_GPIO_Port, &GPIO_InitStruct);
 8003fa8:	a905      	add	r1, sp, #20
 8003faa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fae:	f002 fb73 	bl	8006698 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	4611      	mov	r1, r2
 8003fb6:	2037      	movs	r0, #55	@ 0x37
 8003fb8:	f001 ff4c 	bl	8005e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8003fbc:	2037      	movs	r0, #55	@ 0x37
 8003fbe:	f001 ff59 	bl	8005e74 <HAL_NVIC_EnableIRQ>
}
 8003fc2:	e79e      	b.n	8003f02 <HAL_DAC_MspInit+0x1e>
 8003fc4:	50000800 	.word	0x50000800
 8003fc8:	50000c00 	.word	0x50000c00
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	20006500 	.word	0x20006500
 8003fd4:	40020008 	.word	0x40020008

08003fd8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003fd8:	b500      	push	{lr}
 8003fda:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8004058 <MX_DMA_Init+0x80>)
 8003fde:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003fe0:	f042 0204 	orr.w	r2, r2, #4
 8003fe4:	649a      	str	r2, [r3, #72]	@ 0x48
 8003fe6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003fe8:	f002 0204 	and.w	r2, r2, #4
 8003fec:	9200      	str	r2, [sp, #0]
 8003fee:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003ff0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ff2:	f042 0201 	orr.w	r2, r2, #1
 8003ff6:	649a      	str	r2, [r3, #72]	@ 0x48
 8003ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	9301      	str	r3, [sp, #4]
 8004000:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004002:	2200      	movs	r2, #0
 8004004:	4611      	mov	r1, r2
 8004006:	200b      	movs	r0, #11
 8004008:	f001 ff24 	bl	8005e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800400c:	200b      	movs	r0, #11
 800400e:	f001 ff31 	bl	8005e74 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004012:	2200      	movs	r2, #0
 8004014:	4611      	mov	r1, r2
 8004016:	200c      	movs	r0, #12
 8004018:	f001 ff1c 	bl	8005e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800401c:	200c      	movs	r0, #12
 800401e:	f001 ff29 	bl	8005e74 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004022:	2200      	movs	r2, #0
 8004024:	4611      	mov	r1, r2
 8004026:	200d      	movs	r0, #13
 8004028:	f001 ff14 	bl	8005e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800402c:	200d      	movs	r0, #13
 800402e:	f001 ff21 	bl	8005e74 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8004032:	2200      	movs	r2, #0
 8004034:	4611      	mov	r1, r2
 8004036:	200e      	movs	r0, #14
 8004038:	f001 ff0c 	bl	8005e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800403c:	200e      	movs	r0, #14
 800403e:	f001 ff19 	bl	8005e74 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8004042:	2200      	movs	r2, #0
 8004044:	4611      	mov	r1, r2
 8004046:	200f      	movs	r0, #15
 8004048:	f001 ff04 	bl	8005e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800404c:	200f      	movs	r0, #15
 800404e:	f001 ff11 	bl	8005e74 <HAL_NVIC_EnableIRQ>

}
 8004052:	b003      	add	sp, #12
 8004054:	f85d fb04 	ldr.w	pc, [sp], #4
 8004058:	40021000 	.word	0x40021000

0800405c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800405c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800405e:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004060:	2400      	movs	r4, #0
 8004062:	9405      	str	r4, [sp, #20]
 8004064:	9406      	str	r4, [sp, #24]
 8004066:	9407      	str	r4, [sp, #28]
 8004068:	9408      	str	r4, [sp, #32]
 800406a:	9409      	str	r4, [sp, #36]	@ 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800406c:	4b3e      	ldr	r3, [pc, #248]	@ (8004168 <MX_GPIO_Init+0x10c>)
 800406e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004070:	f042 0204 	orr.w	r2, r2, #4
 8004074:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004076:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004078:	f002 0204 	and.w	r2, r2, #4
 800407c:	9201      	str	r2, [sp, #4]
 800407e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004080:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004082:	f042 0220 	orr.w	r2, r2, #32
 8004086:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004088:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800408a:	f002 0220 	and.w	r2, r2, #32
 800408e:	9202      	str	r2, [sp, #8]
 8004090:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004092:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004094:	f042 0201 	orr.w	r2, r2, #1
 8004098:	64da      	str	r2, [r3, #76]	@ 0x4c
 800409a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800409c:	f002 0201 	and.w	r2, r2, #1
 80040a0:	9203      	str	r2, [sp, #12]
 80040a2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80040a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80040a6:	f042 0202 	orr.w	r2, r2, #2
 80040aa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80040ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	9304      	str	r3, [sp, #16]
 80040b4:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_BOARD_LED_GPIO_Port, ON_BOARD_LED_Pin, GPIO_PIN_SET);
 80040b6:	4f2d      	ldr	r7, [pc, #180]	@ (800416c <MX_GPIO_Init+0x110>)
 80040b8:	2201      	movs	r2, #1
 80040ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80040be:	4638      	mov	r0, r7
 80040c0:	f002 fc62 	bl	8006988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_PIN_GPIO_Port, TEST_PIN_Pin, GPIO_PIN_RESET);
 80040c4:	4e2a      	ldr	r6, [pc, #168]	@ (8004170 <MX_GPIO_Init+0x114>)
 80040c6:	4622      	mov	r2, r4
 80040c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80040cc:	4630      	mov	r0, r6
 80040ce:	f002 fc5b 	bl	8006988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 80040d2:	2201      	movs	r2, #1
 80040d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80040d8:	4630      	mov	r0, r6
 80040da:	f002 fc55 	bl	8006988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MT_PH_GPIO_Port, MT_PH_Pin, GPIO_PIN_RESET);
 80040de:	4622      	mov	r2, r4
 80040e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040e8:	f002 fc4e 	bl	8006988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 80040ec:	2201      	movs	r2, #1
 80040ee:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80040f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040f6:	f002 fc47 	bl	8006988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ON_BOARD_LED_Pin;
 80040fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80040fe:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004100:	2501      	movs	r5, #1
 8004102:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004104:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004106:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(ON_BOARD_LED_GPIO_Port, &GPIO_InitStruct);
 8004108:	a905      	add	r1, sp, #20
 800410a:	4638      	mov	r0, r7
 800410c:	f002 fac4 	bl	8006698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = TEST_PIN_Pin|LED3_Pin;
 8004110:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004114:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004116:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004118:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800411a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800411c:	a905      	add	r1, sp, #20
 800411e:	4630      	mov	r0, r6
 8004120:	f002 faba 	bl	8006698 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MT_PH_Pin;
 8004124:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004128:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800412a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800412e:	2303      	movs	r3, #3
 8004130:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(MT_PH_GPIO_Port, &GPIO_InitStruct);
 8004132:	a905      	add	r1, sp, #20
 8004134:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004138:	f002 faae 	bl	8006698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 800413c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004140:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004142:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004144:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004146:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004148:	a905      	add	r1, sp, #20
 800414a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800414e:	f002 faa3 	bl	8006698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BTN3_Pin|BTN1_Pin|BTN2_Pin;
 8004152:	2338      	movs	r3, #56	@ 0x38
 8004154:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004156:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004158:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800415a:	a905      	add	r1, sp, #20
 800415c:	4630      	mov	r0, r6
 800415e:	f002 fa9b 	bl	8006698 <HAL_GPIO_Init>

}
 8004162:	b00b      	add	sp, #44	@ 0x2c
 8004164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004166:	bf00      	nop
 8004168:	40021000 	.word	0x40021000
 800416c:	48000800 	.word	0x48000800
 8004170:	48000400 	.word	0x48000400

08004174 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004174:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004176:	4812      	ldr	r0, [pc, #72]	@ (80041c0 <MX_I2C1_Init+0x4c>)
 8004178:	4b12      	ldr	r3, [pc, #72]	@ (80041c4 <MX_I2C1_Init+0x50>)
 800417a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x10802D9B;
 800417c:	4b12      	ldr	r3, [pc, #72]	@ (80041c8 <MX_I2C1_Init+0x54>)
 800417e:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004180:	2300      	movs	r3, #0
 8004182:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004184:	2201      	movs	r2, #1
 8004186:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004188:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800418a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800418c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800418e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004190:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004192:	f002 fd9c 	bl	8006cce <HAL_I2C_Init>
 8004196:	b950      	cbnz	r0, 80041ae <MX_I2C1_Init+0x3a>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004198:	2100      	movs	r1, #0
 800419a:	4809      	ldr	r0, [pc, #36]	@ (80041c0 <MX_I2C1_Init+0x4c>)
 800419c:	f002 ff6e 	bl	800707c <HAL_I2CEx_ConfigAnalogFilter>
 80041a0:	b940      	cbnz	r0, 80041b4 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80041a2:	2100      	movs	r1, #0
 80041a4:	4806      	ldr	r0, [pc, #24]	@ (80041c0 <MX_I2C1_Init+0x4c>)
 80041a6:	f002 ff97 	bl	80070d8 <HAL_I2CEx_ConfigDigitalFilter>
 80041aa:	b930      	cbnz	r0, 80041ba <MX_I2C1_Init+0x46>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80041ac:	bd08      	pop	{r3, pc}
    Error_Handler();
 80041ae:	f000 f8d7 	bl	8004360 <Error_Handler>
 80041b2:	e7f1      	b.n	8004198 <MX_I2C1_Init+0x24>
    Error_Handler();
 80041b4:	f000 f8d4 	bl	8004360 <Error_Handler>
 80041b8:	e7f3      	b.n	80041a2 <MX_I2C1_Init+0x2e>
    Error_Handler();
 80041ba:	f000 f8d1 	bl	8004360 <Error_Handler>
}
 80041be:	e7f5      	b.n	80041ac <MX_I2C1_Init+0x38>
 80041c0:	200065e8 	.word	0x200065e8
 80041c4:	40005400 	.word	0x40005400
 80041c8:	10802d9b 	.word	0x10802d9b

080041cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80041cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041d0:	b09e      	sub	sp, #120	@ 0x78
 80041d2:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d4:	2100      	movs	r1, #0
 80041d6:	9119      	str	r1, [sp, #100]	@ 0x64
 80041d8:	911a      	str	r1, [sp, #104]	@ 0x68
 80041da:	911b      	str	r1, [sp, #108]	@ 0x6c
 80041dc:	911c      	str	r1, [sp, #112]	@ 0x70
 80041de:	911d      	str	r1, [sp, #116]	@ 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80041e0:	2254      	movs	r2, #84	@ 0x54
 80041e2:	a804      	add	r0, sp, #16
 80041e4:	f007 f976 	bl	800b4d4 <memset>
  if(i2cHandle->Instance==I2C1)
 80041e8:	6822      	ldr	r2, [r4, #0]
 80041ea:	4b35      	ldr	r3, [pc, #212]	@ (80042c0 <HAL_I2C_MspInit+0xf4>)
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d002      	beq.n	80041f6 <HAL_I2C_MspInit+0x2a>

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80041f0:	b01e      	add	sp, #120	@ 0x78
 80041f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80041f6:	2340      	movs	r3, #64	@ 0x40
 80041f8:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041fa:	a804      	add	r0, sp, #16
 80041fc:	f003 fc2e 	bl	8007a5c <HAL_RCCEx_PeriphCLKConfig>
 8004200:	2800      	cmp	r0, #0
 8004202:	d157      	bne.n	80042b4 <HAL_I2C_MspInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004204:	4d2f      	ldr	r5, [pc, #188]	@ (80042c4 <HAL_I2C_MspInit+0xf8>)
 8004206:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8004208:	f043 0301 	orr.w	r3, r3, #1
 800420c:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800420e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	9301      	str	r3, [sp, #4]
 8004216:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004218:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800421a:	f043 0302 	orr.w	r3, r3, #2
 800421e:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8004220:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	9302      	str	r3, [sp, #8]
 8004228:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800422a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800422e:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004230:	f04f 0a12 	mov.w	sl, #18
 8004234:	f8cd a068 	str.w	sl, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004238:	2600      	movs	r6, #0
 800423a:	961b      	str	r6, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800423c:	f04f 0903 	mov.w	r9, #3
 8004240:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004244:	f04f 0804 	mov.w	r8, #4
 8004248:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800424c:	a919      	add	r1, sp, #100	@ 0x64
 800424e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004252:	f002 fa21 	bl	8006698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004256:	2780      	movs	r7, #128	@ 0x80
 8004258:	9719      	str	r7, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800425a:	f8cd a068 	str.w	sl, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800425e:	961b      	str	r6, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004260:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004264:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004268:	a919      	add	r1, sp, #100	@ 0x64
 800426a:	4817      	ldr	r0, [pc, #92]	@ (80042c8 <HAL_I2C_MspInit+0xfc>)
 800426c:	f002 fa14 	bl	8006698 <HAL_GPIO_Init>
    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB7);
 8004270:	4a16      	ldr	r2, [pc, #88]	@ (80042cc <HAL_I2C_MspInit+0x100>)
 8004272:	6853      	ldr	r3, [r2, #4]
 8004274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004278:	6053      	str	r3, [r2, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 800427a:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800427c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004280:	65ab      	str	r3, [r5, #88]	@ 0x58
 8004282:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8004284:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004288:	9303      	str	r3, [sp, #12]
 800428a:	9b03      	ldr	r3, [sp, #12]
    hdma_i2c1_tx.Instance = DMA1_Channel5;
 800428c:	4810      	ldr	r0, [pc, #64]	@ (80042d0 <HAL_I2C_MspInit+0x104>)
 800428e:	4b11      	ldr	r3, [pc, #68]	@ (80042d4 <HAL_I2C_MspInit+0x108>)
 8004290:	6003      	str	r3, [r0, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8004292:	2311      	movs	r3, #17
 8004294:	6043      	str	r3, [r0, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004296:	2310      	movs	r3, #16
 8004298:	6083      	str	r3, [r0, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800429a:	60c6      	str	r6, [r0, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800429c:	6107      	str	r7, [r0, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800429e:	6146      	str	r6, [r0, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80042a0:	6186      	str	r6, [r0, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80042a2:	61c6      	str	r6, [r0, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80042a4:	6206      	str	r6, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80042a6:	f002 f80d 	bl	80062c4 <HAL_DMA_Init>
 80042aa:	b930      	cbnz	r0, 80042ba <HAL_I2C_MspInit+0xee>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80042ac:	4b08      	ldr	r3, [pc, #32]	@ (80042d0 <HAL_I2C_MspInit+0x104>)
 80042ae:	63a3      	str	r3, [r4, #56]	@ 0x38
 80042b0:	629c      	str	r4, [r3, #40]	@ 0x28
}
 80042b2:	e79d      	b.n	80041f0 <HAL_I2C_MspInit+0x24>
      Error_Handler();
 80042b4:	f000 f854 	bl	8004360 <Error_Handler>
 80042b8:	e7a4      	b.n	8004204 <HAL_I2C_MspInit+0x38>
      Error_Handler();
 80042ba:	f000 f851 	bl	8004360 <Error_Handler>
 80042be:	e7f5      	b.n	80042ac <HAL_I2C_MspInit+0xe0>
 80042c0:	40005400 	.word	0x40005400
 80042c4:	40021000 	.word	0x40021000
 80042c8:	48000400 	.word	0x48000400
 80042cc:	40010000 	.word	0x40010000
 80042d0:	20006588 	.word	0x20006588
 80042d4:	40020058 	.word	0x40020058

080042d8 <logInit>:
  log_buf_list.buf_length_max = LOG_LIST_BUF_MAX;
  log_buf_list.buf_index      = 0;
  log_buf_list.buf            = buf_list;
#endif

  is_init = true;
 80042d8:	2001      	movs	r0, #1
 80042da:	4b01      	ldr	r3, [pc, #4]	@ (80042e0 <logInit+0x8>)
 80042dc:	7018      	strb	r0, [r3, #0]
  cliAdd("log", cliCmd);
#endif
#endif

  return true;
}
 80042de:	4770      	bx	lr
 80042e0:	20006742 	.word	0x20006742

080042e4 <logOpen>:
  is_boot_log = enable;
#endif
}

bool logOpen(uint8_t ch, uint32_t baud)
{
 80042e4:	b510      	push	{r4, lr}
  log_ch   = ch;
 80042e6:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <logOpen+0x18>)
 80042e8:	7018      	strb	r0, [r3, #0]
  log_baud = baud;
 80042ea:	4b05      	ldr	r3, [pc, #20]	@ (8004300 <logOpen+0x1c>)
 80042ec:	6019      	str	r1, [r3, #0]
  is_open  = true;
 80042ee:	4c05      	ldr	r4, [pc, #20]	@ (8004304 <logOpen+0x20>)
 80042f0:	2301      	movs	r3, #1
 80042f2:	7023      	strb	r3, [r4, #0]

  is_open = uartOpen(ch, baud);
 80042f4:	f7fe fae6 	bl	80028c4 <uartOpen>
 80042f8:	7020      	strb	r0, [r4, #0]

  return is_open;
}
 80042fa:	bd10      	pop	{r4, pc}
 80042fc:	20006740 	.word	0x20006740
 8004300:	2000673c 	.word	0x2000673c
 8004304:	20006741 	.word	0x20006741

08004308 <logPrintf>:
  return true;
}
#endif

void logPrintf(const char *fmt, ...)
{
 8004308:	b40f      	push	{r0, r1, r2, r3}
 800430a:	b500      	push	{lr}
 800430c:	b083      	sub	sp, #12
#endif

  va_list args;
  int len;

  if (is_init != true) return;
 800430e:	4b0f      	ldr	r3, [pc, #60]	@ (800434c <logPrintf+0x44>)
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	b923      	cbnz	r3, 800431e <logPrintf+0x16>
  va_end(args);

#ifdef _USE_HW_RTOS
  unLock();
#endif
}
 8004314:	b003      	add	sp, #12
 8004316:	f85d eb04 	ldr.w	lr, [sp], #4
 800431a:	b004      	add	sp, #16
 800431c:	4770      	bx	lr
  va_start(args, fmt);
 800431e:	ab05      	add	r3, sp, #20
 8004320:	9301      	str	r3, [sp, #4]
  len = vsnprintf(print_buf, 256, fmt, args);
 8004322:	9a04      	ldr	r2, [sp, #16]
 8004324:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004328:	4809      	ldr	r0, [pc, #36]	@ (8004350 <logPrintf+0x48>)
 800432a:	f007 f8c5 	bl	800b4b8 <vsniprintf>
  if (is_open == true && is_enable == true)
 800432e:	4b09      	ldr	r3, [pc, #36]	@ (8004354 <logPrintf+0x4c>)
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d0ee      	beq.n	8004314 <logPrintf+0xc>
 8004336:	4b08      	ldr	r3, [pc, #32]	@ (8004358 <logPrintf+0x50>)
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0ea      	beq.n	8004314 <logPrintf+0xc>
    uartWrite(log_ch, (uint8_t *)print_buf, len);
 800433e:	4602      	mov	r2, r0
 8004340:	4903      	ldr	r1, [pc, #12]	@ (8004350 <logPrintf+0x48>)
 8004342:	4b06      	ldr	r3, [pc, #24]	@ (800435c <logPrintf+0x54>)
 8004344:	7818      	ldrb	r0, [r3, #0]
 8004346:	f7fe fc2b 	bl	8002ba0 <uartWrite>
  va_end(args);
 800434a:	e7e3      	b.n	8004314 <logPrintf+0xc>
 800434c:	20006742 	.word	0x20006742
 8004350:	2000663c 	.word	0x2000663c
 8004354:	20006741 	.word	0x20006741
 8004358:	20000048 	.word	0x20000048
 800435c:	20006740 	.word	0x20006740

08004360 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004360:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004362:	e7fe      	b.n	8004362 <Error_Handler+0x2>

08004364 <SystemClock_Config>:
{
 8004364:	b500      	push	{lr}
 8004366:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004368:	2238      	movs	r2, #56	@ 0x38
 800436a:	2100      	movs	r1, #0
 800436c:	a806      	add	r0, sp, #24
 800436e:	f007 f8b1 	bl	800b4d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004372:	2000      	movs	r0, #0
 8004374:	9001      	str	r0, [sp, #4]
 8004376:	9002      	str	r0, [sp, #8]
 8004378:	9003      	str	r0, [sp, #12]
 800437a:	9004      	str	r0, [sp, #16]
 800437c:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800437e:	f002 fed7 	bl	8007130 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004382:	2301      	movs	r3, #1
 8004384:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004386:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800438a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800438c:	2302      	movs	r3, #2
 800438e:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004390:	2203      	movs	r2, #3
 8004392:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 8004394:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004396:	2255      	movs	r2, #85	@ 0x55
 8004398:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800439a:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800439c:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800439e:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043a0:	a806      	add	r0, sp, #24
 80043a2:	f002 ff7f 	bl	80072a4 <HAL_RCC_OscConfig>
 80043a6:	b980      	cbnz	r0, 80043ca <SystemClock_Config+0x66>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80043a8:	230f      	movs	r3, #15
 80043aa:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80043ac:	2303      	movs	r3, #3
 80043ae:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80043b0:	2300      	movs	r3, #0
 80043b2:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80043b4:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80043b6:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80043b8:	2104      	movs	r1, #4
 80043ba:	eb0d 0001 	add.w	r0, sp, r1
 80043be:	f003 fa27 	bl	8007810 <HAL_RCC_ClockConfig>
 80043c2:	b920      	cbnz	r0, 80043ce <SystemClock_Config+0x6a>
}
 80043c4:	b015      	add	sp, #84	@ 0x54
 80043c6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80043ca:	f7ff ffc9 	bl	8004360 <Error_Handler>
    Error_Handler();
 80043ce:	f7ff ffc7 	bl	8004360 <Error_Handler>

080043d2 <main>:
{
 80043d2:	b508      	push	{r3, lr}
  HAL_Init();
 80043d4:	f000 fc6a 	bl	8004cac <HAL_Init>
  SystemClock_Config();
 80043d8:	f7ff ffc4 	bl	8004364 <SystemClock_Config>
  MX_GPIO_Init();
 80043dc:	f7ff fe3e 	bl	800405c <MX_GPIO_Init>
  MX_DMA_Init();
 80043e0:	f7ff fdfa 	bl	8003fd8 <MX_DMA_Init>
  MX_DAC1_Init();
 80043e4:	f7ff fd22 	bl	8003e2c <MX_DAC1_Init>
  MX_USART1_UART_Init();
 80043e8:	f000 fa82 	bl	80048f0 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80043ec:	f000 f8f0 	bl	80045d0 <MX_TIM6_Init>
  MX_I2C1_Init();
 80043f0:	f7ff fec0 	bl	8004174 <MX_I2C1_Init>
  MX_ADC1_Init();
 80043f4:	f7fe ffdc 	bl	80033b0 <MX_ADC1_Init>
  MX_TIM8_Init();
 80043f8:	f000 f93c 	bl	8004674 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 80043fc:	f000 faac 	bl	8004958 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8004400:	f000 f910 	bl	8004624 <MX_TIM7_Init>
  MX_DAC2_Init();
 8004404:	f7ff fd40 	bl	8003e88 <MX_DAC2_Init>
  MX_TIM1_Init();
 8004408:	f000 f9f0 	bl	80047ec <MX_TIM1_Init>
  hwInit();
 800440c:	f7fe ff80 	bl	8003310 <hwInit>
  apInit();
 8004410:	f7fc fe20 	bl	8001054 <apInit>
  apMain();
 8004414:	f7fc fe2c 	bl	8001070 <apMain>
  while (1)
 8004418:	e7fe      	b.n	8004418 <main+0x46>
	...

0800441c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800441c:	b500      	push	{lr}
 800441e:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004420:	4b0b      	ldr	r3, [pc, #44]	@ (8004450 <HAL_MspInit+0x34>)
 8004422:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004424:	f042 0201 	orr.w	r2, r2, #1
 8004428:	661a      	str	r2, [r3, #96]	@ 0x60
 800442a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800442c:	f002 0201 	and.w	r2, r2, #1
 8004430:	9200      	str	r2, [sp, #0]
 8004432:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004434:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004436:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800443a:	659a      	str	r2, [r3, #88]	@ 0x58
 800443c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004442:	9301      	str	r3, [sp, #4]
 8004444:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004446:	f002 fef9 	bl	800723c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800444a:	b003      	add	sp, #12
 800444c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004450:	40021000 	.word	0x40021000

08004454 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004454:	e7fe      	b.n	8004454 <NMI_Handler>

08004456 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004456:	e7fe      	b.n	8004456 <HardFault_Handler>

08004458 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004458:	e7fe      	b.n	8004458 <MemManage_Handler>

0800445a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800445a:	e7fe      	b.n	800445a <BusFault_Handler>

0800445c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800445c:	e7fe      	b.n	800445c <UsageFault_Handler>

0800445e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800445e:	4770      	bx	lr

08004460 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004460:	4770      	bx	lr

08004462 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004462:	4770      	bx	lr

08004464 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004464:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004466:	f000 fc31 	bl	8004ccc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800446a:	bd08      	pop	{r3, pc}

0800446c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800446c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800446e:	4802      	ldr	r0, [pc, #8]	@ (8004478 <DMA1_Channel1_IRQHandler+0xc>)
 8004470:	f002 f8af 	bl	80065d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004474:	bd08      	pop	{r3, pc}
 8004476:	bf00      	nop
 8004478:	20006500 	.word	0x20006500

0800447c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800447c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800447e:	4802      	ldr	r0, [pc, #8]	@ (8004488 <DMA1_Channel2_IRQHandler+0xc>)
 8004480:	f002 f8a7 	bl	80065d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004484:	bd08      	pop	{r3, pc}
 8004486:	bf00      	nop
 8004488:	20006938 	.word	0x20006938

0800448c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800448c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800448e:	4802      	ldr	r0, [pc, #8]	@ (8004498 <DMA1_Channel3_IRQHandler+0xc>)
 8004490:	f002 f89f 	bl	80065d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004494:	bd08      	pop	{r3, pc}
 8004496:	bf00      	nop
 8004498:	200068d8 	.word	0x200068d8

0800449c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800449c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800449e:	4802      	ldr	r0, [pc, #8]	@ (80044a8 <DMA1_Channel4_IRQHandler+0xc>)
 80044a0:	f002 f897 	bl	80065d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80044a4:	bd08      	pop	{r3, pc}
 80044a6:	bf00      	nop
 80044a8:	20006878 	.word	0x20006878

080044ac <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80044ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80044ae:	4802      	ldr	r0, [pc, #8]	@ (80044b8 <DMA1_Channel5_IRQHandler+0xc>)
 80044b0:	f002 f88f 	bl	80065d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80044b4:	bd08      	pop	{r3, pc}
 80044b6:	bf00      	nop
 80044b8:	20006588 	.word	0x20006588

080044bc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80044bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80044be:	4802      	ldr	r0, [pc, #8]	@ (80044c8 <ADC1_2_IRQHandler+0xc>)
 80044c0:	f000 fdac 	bl	800501c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80044c4:	bd08      	pop	{r3, pc}
 80044c6:	bf00      	nop
 80044c8:	20005e04 	.word	0x20005e04

080044cc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80044cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80044ce:	4802      	ldr	r0, [pc, #8]	@ (80044d8 <TIM1_UP_TIM16_IRQHandler+0xc>)
 80044d0:	f003 feab 	bl	800822a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80044d4:	bd08      	pop	{r3, pc}
 80044d6:	bf00      	nop
 80044d8:	2000682c 	.word	0x2000682c

080044dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80044dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80044de:	4802      	ldr	r0, [pc, #8]	@ (80044e8 <USART3_IRQHandler+0xc>)
 80044e0:	f004 fcb8 	bl	8008e54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80044e4:	bd08      	pop	{r3, pc}
 80044e6:	bf00      	nop
 80044e8:	20006998 	.word	0x20006998

080044ec <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 80044ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80044ee:	4803      	ldr	r0, [pc, #12]	@ (80044fc <TIM7_DAC_IRQHandler+0x10>)
 80044f0:	f003 fe9b 	bl	800822a <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac2);
 80044f4:	4802      	ldr	r0, [pc, #8]	@ (8004500 <TIM7_DAC_IRQHandler+0x14>)
 80044f6:	f001 fd53 	bl	8005fa0 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 80044fa:	bd08      	pop	{r3, pc}
 80044fc:	20006794 	.word	0x20006794
 8004500:	20006560 	.word	0x20006560

08004504 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8004504:	2001      	movs	r0, #1
 8004506:	4770      	bx	lr

08004508 <_kill>:

int _kill(int pid, int sig)
{
 8004508:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800450a:	f007 f873 	bl	800b5f4 <__errno>
 800450e:	2316      	movs	r3, #22
 8004510:	6003      	str	r3, [r0, #0]
  return -1;
}
 8004512:	f04f 30ff 	mov.w	r0, #4294967295
 8004516:	bd08      	pop	{r3, pc}

08004518 <_exit>:

void _exit (int status)
{
 8004518:	b508      	push	{r3, lr}
  _kill(status, -1);
 800451a:	f04f 31ff 	mov.w	r1, #4294967295
 800451e:	f7ff fff3 	bl	8004508 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004522:	e7fe      	b.n	8004522 <_exit+0xa>

08004524 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004524:	b570      	push	{r4, r5, r6, lr}
 8004526:	460c      	mov	r4, r1
 8004528:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800452a:	2500      	movs	r5, #0
 800452c:	e006      	b.n	800453c <_read+0x18>
  {
    *ptr++ = __io_getchar();
 800452e:	f3af 8000 	nop.w
 8004532:	4621      	mov	r1, r4
 8004534:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004538:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 800453a:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800453c:	42b5      	cmp	r5, r6
 800453e:	dbf6      	blt.n	800452e <_read+0xa>
  }

  return len;
}
 8004540:	4630      	mov	r0, r6
 8004542:	bd70      	pop	{r4, r5, r6, pc}

08004544 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004544:	b510      	push	{r4, lr}
 8004546:	4614      	mov	r4, r2
  (void)file;

  HAL_UART_Transmit(&huart1, (const uint8_t *)ptr, len, 100);
 8004548:	2364      	movs	r3, #100	@ 0x64
 800454a:	b292      	uxth	r2, r2
 800454c:	4802      	ldr	r0, [pc, #8]	@ (8004558 <_write+0x14>)
 800454e:	f005 f8f5 	bl	800973c <HAL_UART_Transmit>

  return len;
}
 8004552:	4620      	mov	r0, r4
 8004554:	bd10      	pop	{r4, pc}
 8004556:	bf00      	nop
 8004558:	20006a2c 	.word	0x20006a2c

0800455c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800455c:	f04f 30ff 	mov.w	r0, #4294967295
 8004560:	4770      	bx	lr

08004562 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004562:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004566:	604b      	str	r3, [r1, #4]
  return 0;
}
 8004568:	2000      	movs	r0, #0
 800456a:	4770      	bx	lr

0800456c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 800456c:	2001      	movs	r0, #1
 800456e:	4770      	bx	lr

08004570 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004570:	2000      	movs	r0, #0
 8004572:	4770      	bx	lr

08004574 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004574:	b510      	push	{r4, lr}
 8004576:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004578:	4a0c      	ldr	r2, [pc, #48]	@ (80045ac <_sbrk+0x38>)
 800457a:	490d      	ldr	r1, [pc, #52]	@ (80045b0 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800457c:	480d      	ldr	r0, [pc, #52]	@ (80045b4 <_sbrk+0x40>)
 800457e:	6800      	ldr	r0, [r0, #0]
 8004580:	b140      	cbz	r0, 8004594 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004582:	480c      	ldr	r0, [pc, #48]	@ (80045b4 <_sbrk+0x40>)
 8004584:	6800      	ldr	r0, [r0, #0]
 8004586:	4403      	add	r3, r0
 8004588:	1a52      	subs	r2, r2, r1
 800458a:	4293      	cmp	r3, r2
 800458c:	d806      	bhi.n	800459c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800458e:	4a09      	ldr	r2, [pc, #36]	@ (80045b4 <_sbrk+0x40>)
 8004590:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8004592:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8004594:	4807      	ldr	r0, [pc, #28]	@ (80045b4 <_sbrk+0x40>)
 8004596:	4c08      	ldr	r4, [pc, #32]	@ (80045b8 <_sbrk+0x44>)
 8004598:	6004      	str	r4, [r0, #0]
 800459a:	e7f2      	b.n	8004582 <_sbrk+0xe>
    errno = ENOMEM;
 800459c:	f007 f82a 	bl	800b5f4 <__errno>
 80045a0:	230c      	movs	r3, #12
 80045a2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80045a4:	f04f 30ff 	mov.w	r0, #4294967295
 80045a8:	e7f3      	b.n	8004592 <_sbrk+0x1e>
 80045aa:	bf00      	nop
 80045ac:	20020000 	.word	0x20020000
 80045b0:	00000400 	.word	0x00000400
 80045b4:	20006744 	.word	0x20006744
 80045b8:	20006c10 	.word	0x20006c10

080045bc <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80045bc:	4a03      	ldr	r2, [pc, #12]	@ (80045cc <SystemInit+0x10>)
 80045be:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80045c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80045c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045ca:	4770      	bx	lr
 80045cc:	e000ed00 	.word	0xe000ed00

080045d0 <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80045d0:	b500      	push	{lr}
 80045d2:	b085      	sub	sp, #20

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045d4:	2300      	movs	r3, #0
 80045d6:	9301      	str	r3, [sp, #4]
 80045d8:	9302      	str	r3, [sp, #8]
 80045da:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80045dc:	480f      	ldr	r0, [pc, #60]	@ (800461c <MX_TIM6_Init+0x4c>)
 80045de:	4a10      	ldr	r2, [pc, #64]	@ (8004620 <MX_TIM6_Init+0x50>)
 80045e0:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 17-1;
 80045e2:	2210      	movs	r2, #16
 80045e4:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045e6:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 624;
 80045e8:	f44f 721c 	mov.w	r2, #624	@ 0x270
 80045ec:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045ee:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80045f0:	f003 ff88 	bl	8008504 <HAL_TIM_Base_Init>
 80045f4:	b958      	cbnz	r0, 800460e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80045f6:	2320      	movs	r3, #32
 80045f8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045fa:	2300      	movs	r3, #0
 80045fc:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80045fe:	a901      	add	r1, sp, #4
 8004600:	4806      	ldr	r0, [pc, #24]	@ (800461c <MX_TIM6_Init+0x4c>)
 8004602:	f004 fa47 	bl	8008a94 <HAL_TIMEx_MasterConfigSynchronization>
 8004606:	b928      	cbnz	r0, 8004614 <MX_TIM6_Init+0x44>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004608:	b005      	add	sp, #20
 800460a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800460e:	f7ff fea7 	bl	8004360 <Error_Handler>
 8004612:	e7f0      	b.n	80045f6 <MX_TIM6_Init+0x26>
    Error_Handler();
 8004614:	f7ff fea4 	bl	8004360 <Error_Handler>
}
 8004618:	e7f6      	b.n	8004608 <MX_TIM6_Init+0x38>
 800461a:	bf00      	nop
 800461c:	200067e0 	.word	0x200067e0
 8004620:	40001000 	.word	0x40001000

08004624 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8004624:	b500      	push	{lr}
 8004626:	b085      	sub	sp, #20

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004628:	2300      	movs	r3, #0
 800462a:	9301      	str	r3, [sp, #4]
 800462c:	9302      	str	r3, [sp, #8]
 800462e:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004630:	480e      	ldr	r0, [pc, #56]	@ (800466c <MX_TIM7_Init+0x48>)
 8004632:	4a0f      	ldr	r2, [pc, #60]	@ (8004670 <MX_TIM7_Init+0x4c>)
 8004634:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 170-1;
 8004636:	22a9      	movs	r2, #169	@ 0xa9
 8004638:	6042      	str	r2, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800463a:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 99;
 800463c:	2263      	movs	r2, #99	@ 0x63
 800463e:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004640:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004642:	f003 ff5f 	bl	8008504 <HAL_TIM_Base_Init>
 8004646:	b950      	cbnz	r0, 800465e <MX_TIM7_Init+0x3a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004648:	2300      	movs	r3, #0
 800464a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800464c:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800464e:	a901      	add	r1, sp, #4
 8004650:	4806      	ldr	r0, [pc, #24]	@ (800466c <MX_TIM7_Init+0x48>)
 8004652:	f004 fa1f 	bl	8008a94 <HAL_TIMEx_MasterConfigSynchronization>
 8004656:	b928      	cbnz	r0, 8004664 <MX_TIM7_Init+0x40>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004658:	b005      	add	sp, #20
 800465a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800465e:	f7ff fe7f 	bl	8004360 <Error_Handler>
 8004662:	e7f1      	b.n	8004648 <MX_TIM7_Init+0x24>
    Error_Handler();
 8004664:	f7ff fe7c 	bl	8004360 <Error_Handler>
}
 8004668:	e7f6      	b.n	8004658 <MX_TIM7_Init+0x34>
 800466a:	bf00      	nop
 800466c:	20006794 	.word	0x20006794
 8004670:	40001400 	.word	0x40001400

08004674 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004674:	b500      	push	{lr}
 8004676:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004678:	2300      	movs	r3, #0
 800467a:	9304      	str	r3, [sp, #16]
 800467c:	9305      	str	r3, [sp, #20]
 800467e:	9306      	str	r3, [sp, #24]
 8004680:	9307      	str	r3, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004682:	9301      	str	r3, [sp, #4]
 8004684:	9302      	str	r3, [sp, #8]
 8004686:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004688:	4815      	ldr	r0, [pc, #84]	@ (80046e0 <MX_TIM8_Init+0x6c>)
 800468a:	4a16      	ldr	r2, [pc, #88]	@ (80046e4 <MX_TIM8_Init+0x70>)
 800468c:	6002      	str	r2, [r0, #0]
  htim8.Init.Prescaler = 170-1;
 800468e:	22a9      	movs	r2, #169	@ 0xa9
 8004690:	6042      	str	r2, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004692:	6083      	str	r3, [r0, #8]
  htim8.Init.Period = 99;
 8004694:	2263      	movs	r2, #99	@ 0x63
 8004696:	60c2      	str	r2, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004698:	6103      	str	r3, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 800469a:	6143      	str	r3, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800469c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800469e:	f003 ff31 	bl	8008504 <HAL_TIM_Base_Init>
 80046a2:	b9a0      	cbnz	r0, 80046ce <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046a8:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80046aa:	a904      	add	r1, sp, #16
 80046ac:	480c      	ldr	r0, [pc, #48]	@ (80046e0 <MX_TIM8_Init+0x6c>)
 80046ae:	f004 f881 	bl	80087b4 <HAL_TIM_ConfigClockSource>
 80046b2:	b978      	cbnz	r0, 80046d4 <MX_TIM8_Init+0x60>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80046b4:	2320      	movs	r3, #32
 80046b6:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80046b8:	2300      	movs	r3, #0
 80046ba:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046bc:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80046be:	a901      	add	r1, sp, #4
 80046c0:	4807      	ldr	r0, [pc, #28]	@ (80046e0 <MX_TIM8_Init+0x6c>)
 80046c2:	f004 f9e7 	bl	8008a94 <HAL_TIMEx_MasterConfigSynchronization>
 80046c6:	b940      	cbnz	r0, 80046da <MX_TIM8_Init+0x66>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80046c8:	b009      	add	sp, #36	@ 0x24
 80046ca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80046ce:	f7ff fe47 	bl	8004360 <Error_Handler>
 80046d2:	e7e7      	b.n	80046a4 <MX_TIM8_Init+0x30>
    Error_Handler();
 80046d4:	f7ff fe44 	bl	8004360 <Error_Handler>
 80046d8:	e7ec      	b.n	80046b4 <MX_TIM8_Init+0x40>
    Error_Handler();
 80046da:	f7ff fe41 	bl	8004360 <Error_Handler>
}
 80046de:	e7f3      	b.n	80046c8 <MX_TIM8_Init+0x54>
 80046e0:	20006748 	.word	0x20006748
 80046e4:	40013400 	.word	0x40013400

080046e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80046e8:	b500      	push	{lr}
 80046ea:	b085      	sub	sp, #20

  if(tim_baseHandle->Instance==TIM1)
 80046ec:	6803      	ldr	r3, [r0, #0]
 80046ee:	4a25      	ldr	r2, [pc, #148]	@ (8004784 <HAL_TIM_Base_MspInit+0x9c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00b      	beq.n	800470c <HAL_TIM_Base_MspInit+0x24>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM6)
 80046f4:	4a24      	ldr	r2, [pc, #144]	@ (8004788 <HAL_TIM_Base_MspInit+0xa0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d01b      	beq.n	8004732 <HAL_TIM_Base_MspInit+0x4a>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM7)
 80046fa:	4a24      	ldr	r2, [pc, #144]	@ (800478c <HAL_TIM_Base_MspInit+0xa4>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d023      	beq.n	8004748 <HAL_TIM_Base_MspInit+0x60>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 8004700:	4a23      	ldr	r2, [pc, #140]	@ (8004790 <HAL_TIM_Base_MspInit+0xa8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d033      	beq.n	800476e <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8004706:	b005      	add	sp, #20
 8004708:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800470c:	4b21      	ldr	r3, [pc, #132]	@ (8004794 <HAL_TIM_Base_MspInit+0xac>)
 800470e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004710:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004714:	661a      	str	r2, [r3, #96]	@ 0x60
 8004716:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004718:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800471c:	9300      	str	r3, [sp, #0]
 800471e:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004720:	2200      	movs	r2, #0
 8004722:	4611      	mov	r1, r2
 8004724:	2019      	movs	r0, #25
 8004726:	f001 fb95 	bl	8005e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800472a:	2019      	movs	r0, #25
 800472c:	f001 fba2 	bl	8005e74 <HAL_NVIC_EnableIRQ>
 8004730:	e7e9      	b.n	8004706 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004732:	4b18      	ldr	r3, [pc, #96]	@ (8004794 <HAL_TIM_Base_MspInit+0xac>)
 8004734:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004736:	f042 0210 	orr.w	r2, r2, #16
 800473a:	659a      	str	r2, [r3, #88]	@ 0x58
 800473c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473e:	f003 0310 	and.w	r3, r3, #16
 8004742:	9301      	str	r3, [sp, #4]
 8004744:	9b01      	ldr	r3, [sp, #4]
 8004746:	e7de      	b.n	8004706 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004748:	4b12      	ldr	r3, [pc, #72]	@ (8004794 <HAL_TIM_Base_MspInit+0xac>)
 800474a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800474c:	f042 0220 	orr.w	r2, r2, #32
 8004750:	659a      	str	r2, [r3, #88]	@ 0x58
 8004752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004754:	f003 0320 	and.w	r3, r3, #32
 8004758:	9302      	str	r3, [sp, #8]
 800475a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 800475c:	2200      	movs	r2, #0
 800475e:	4611      	mov	r1, r2
 8004760:	2037      	movs	r0, #55	@ 0x37
 8004762:	f001 fb77 	bl	8005e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8004766:	2037      	movs	r0, #55	@ 0x37
 8004768:	f001 fb84 	bl	8005e74 <HAL_NVIC_EnableIRQ>
 800476c:	e7cb      	b.n	8004706 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800476e:	4b09      	ldr	r3, [pc, #36]	@ (8004794 <HAL_TIM_Base_MspInit+0xac>)
 8004770:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004772:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004776:	661a      	str	r2, [r3, #96]	@ 0x60
 8004778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800477a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800477e:	9303      	str	r3, [sp, #12]
 8004780:	9b03      	ldr	r3, [sp, #12]
}
 8004782:	e7c0      	b.n	8004706 <HAL_TIM_Base_MspInit+0x1e>
 8004784:	40012c00 	.word	0x40012c00
 8004788:	40001000 	.word	0x40001000
 800478c:	40001400 	.word	0x40001400
 8004790:	40013400 	.word	0x40013400
 8004794:	40021000 	.word	0x40021000

08004798 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004798:	b500      	push	{lr}
 800479a:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800479c:	2300      	movs	r3, #0
 800479e:	9301      	str	r3, [sp, #4]
 80047a0:	9302      	str	r3, [sp, #8]
 80047a2:	9303      	str	r3, [sp, #12]
 80047a4:	9304      	str	r3, [sp, #16]
 80047a6:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM1)
 80047a8:	6802      	ldr	r2, [r0, #0]
 80047aa:	4b0f      	ldr	r3, [pc, #60]	@ (80047e8 <HAL_TIM_MspPostInit+0x50>)
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d002      	beq.n	80047b6 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80047b0:	b007      	add	sp, #28
 80047b2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047b6:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 80047ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80047bc:	f042 0201 	orr.w	r2, r2, #1
 80047c0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80047c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	9300      	str	r3, [sp, #0]
 80047ca:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MT_EN_Pin;
 80047cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047d0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047d2:	2302      	movs	r3, #2
 80047d4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80047d6:	2306      	movs	r3, #6
 80047d8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(MT_EN_GPIO_Port, &GPIO_InitStruct);
 80047da:	a901      	add	r1, sp, #4
 80047dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80047e0:	f001 ff5a 	bl	8006698 <HAL_GPIO_Init>
}
 80047e4:	e7e4      	b.n	80047b0 <HAL_TIM_MspPostInit+0x18>
 80047e6:	bf00      	nop
 80047e8:	40012c00 	.word	0x40012c00

080047ec <MX_TIM1_Init>:
{
 80047ec:	b510      	push	{r4, lr}
 80047ee:	b09c      	sub	sp, #112	@ 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80047f0:	2400      	movs	r4, #0
 80047f2:	9418      	str	r4, [sp, #96]	@ 0x60
 80047f4:	9419      	str	r4, [sp, #100]	@ 0x64
 80047f6:	941a      	str	r4, [sp, #104]	@ 0x68
 80047f8:	941b      	str	r4, [sp, #108]	@ 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047fa:	9415      	str	r4, [sp, #84]	@ 0x54
 80047fc:	9416      	str	r4, [sp, #88]	@ 0x58
 80047fe:	9417      	str	r4, [sp, #92]	@ 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004800:	940e      	str	r4, [sp, #56]	@ 0x38
 8004802:	940f      	str	r4, [sp, #60]	@ 0x3c
 8004804:	9410      	str	r4, [sp, #64]	@ 0x40
 8004806:	9411      	str	r4, [sp, #68]	@ 0x44
 8004808:	9412      	str	r4, [sp, #72]	@ 0x48
 800480a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800480c:	9414      	str	r4, [sp, #80]	@ 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800480e:	2234      	movs	r2, #52	@ 0x34
 8004810:	4621      	mov	r1, r4
 8004812:	a801      	add	r0, sp, #4
 8004814:	f006 fe5e 	bl	800b4d4 <memset>
  htim1.Instance = TIM1;
 8004818:	4833      	ldr	r0, [pc, #204]	@ (80048e8 <MX_TIM1_Init+0xfc>)
 800481a:	4b34      	ldr	r3, [pc, #208]	@ (80048ec <MX_TIM1_Init+0x100>)
 800481c:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 1-1;
 800481e:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8004820:	2320      	movs	r3, #32
 8004822:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 8499;
 8004824:	f242 1333 	movw	r3, #8499	@ 0x2133
 8004828:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800482a:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800482c:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800482e:	2380      	movs	r3, #128	@ 0x80
 8004830:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004832:	f003 fe67 	bl	8008504 <HAL_TIM_Base_Init>
 8004836:	2800      	cmp	r0, #0
 8004838:	d144      	bne.n	80048c4 <MX_TIM1_Init+0xd8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800483a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800483e:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004840:	a918      	add	r1, sp, #96	@ 0x60
 8004842:	4829      	ldr	r0, [pc, #164]	@ (80048e8 <MX_TIM1_Init+0xfc>)
 8004844:	f003 ffb6 	bl	80087b4 <HAL_TIM_ConfigClockSource>
 8004848:	2800      	cmp	r0, #0
 800484a:	d13e      	bne.n	80048ca <MX_TIM1_Init+0xde>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800484c:	4826      	ldr	r0, [pc, #152]	@ (80048e8 <MX_TIM1_Init+0xfc>)
 800484e:	f003 fe89 	bl	8008564 <HAL_TIM_PWM_Init>
 8004852:	2800      	cmp	r0, #0
 8004854:	d13c      	bne.n	80048d0 <MX_TIM1_Init+0xe4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004856:	2320      	movs	r3, #32
 8004858:	9315      	str	r3, [sp, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 800485a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800485e:	9316      	str	r3, [sp, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004860:	2300      	movs	r3, #0
 8004862:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004864:	a915      	add	r1, sp, #84	@ 0x54
 8004866:	4820      	ldr	r0, [pc, #128]	@ (80048e8 <MX_TIM1_Init+0xfc>)
 8004868:	f004 f914 	bl	8008a94 <HAL_TIMEx_MasterConfigSynchronization>
 800486c:	2800      	cmp	r0, #0
 800486e:	d132      	bne.n	80048d6 <MX_TIM1_Init+0xea>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004870:	2360      	movs	r3, #96	@ 0x60
 8004872:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8004874:	2200      	movs	r2, #0
 8004876:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004878:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800487a:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800487c:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800487e:	9213      	str	r2, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004880:	9214      	str	r2, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004882:	a90e      	add	r1, sp, #56	@ 0x38
 8004884:	4818      	ldr	r0, [pc, #96]	@ (80048e8 <MX_TIM1_Init+0xfc>)
 8004886:	f003 feeb 	bl	8008660 <HAL_TIM_PWM_ConfigChannel>
 800488a:	bb38      	cbnz	r0, 80048dc <MX_TIM1_Init+0xf0>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800488c:	2300      	movs	r3, #0
 800488e:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004890:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004892:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004894:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004896:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004898:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800489c:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800489e:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80048a0:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80048a2:	9309      	str	r3, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80048a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80048a8:	920a      	str	r2, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80048aa:	930b      	str	r3, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80048ac:	930c      	str	r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80048ae:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80048b0:	a901      	add	r1, sp, #4
 80048b2:	480d      	ldr	r0, [pc, #52]	@ (80048e8 <MX_TIM1_Init+0xfc>)
 80048b4:	f004 f944 	bl	8008b40 <HAL_TIMEx_ConfigBreakDeadTime>
 80048b8:	b998      	cbnz	r0, 80048e2 <MX_TIM1_Init+0xf6>
  HAL_TIM_MspPostInit(&htim1);
 80048ba:	480b      	ldr	r0, [pc, #44]	@ (80048e8 <MX_TIM1_Init+0xfc>)
 80048bc:	f7ff ff6c 	bl	8004798 <HAL_TIM_MspPostInit>
}
 80048c0:	b01c      	add	sp, #112	@ 0x70
 80048c2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80048c4:	f7ff fd4c 	bl	8004360 <Error_Handler>
 80048c8:	e7b7      	b.n	800483a <MX_TIM1_Init+0x4e>
    Error_Handler();
 80048ca:	f7ff fd49 	bl	8004360 <Error_Handler>
 80048ce:	e7bd      	b.n	800484c <MX_TIM1_Init+0x60>
    Error_Handler();
 80048d0:	f7ff fd46 	bl	8004360 <Error_Handler>
 80048d4:	e7bf      	b.n	8004856 <MX_TIM1_Init+0x6a>
    Error_Handler();
 80048d6:	f7ff fd43 	bl	8004360 <Error_Handler>
 80048da:	e7c9      	b.n	8004870 <MX_TIM1_Init+0x84>
    Error_Handler();
 80048dc:	f7ff fd40 	bl	8004360 <Error_Handler>
 80048e0:	e7d4      	b.n	800488c <MX_TIM1_Init+0xa0>
    Error_Handler();
 80048e2:	f7ff fd3d 	bl	8004360 <Error_Handler>
 80048e6:	e7e8      	b.n	80048ba <MX_TIM1_Init+0xce>
 80048e8:	2000682c 	.word	0x2000682c
 80048ec:	40012c00 	.word	0x40012c00

080048f0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80048f0:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80048f2:	4817      	ldr	r0, [pc, #92]	@ (8004950 <MX_USART1_UART_Init+0x60>)
 80048f4:	4b17      	ldr	r3, [pc, #92]	@ (8004954 <MX_USART1_UART_Init+0x64>)
 80048f6:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80048f8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80048fc:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80048fe:	2300      	movs	r3, #0
 8004900:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004902:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004904:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004906:	220c      	movs	r2, #12
 8004908:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800490a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800490c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800490e:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004910:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004912:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004914:	f004 ffe0 	bl	80098d8 <HAL_UART_Init>
 8004918:	b970      	cbnz	r0, 8004938 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800491a:	2100      	movs	r1, #0
 800491c:	480c      	ldr	r0, [pc, #48]	@ (8004950 <MX_USART1_UART_Init+0x60>)
 800491e:	f005 f918 	bl	8009b52 <HAL_UARTEx_SetTxFifoThreshold>
 8004922:	b960      	cbnz	r0, 800493e <MX_USART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004924:	2100      	movs	r1, #0
 8004926:	480a      	ldr	r0, [pc, #40]	@ (8004950 <MX_USART1_UART_Init+0x60>)
 8004928:	f005 f938 	bl	8009b9c <HAL_UARTEx_SetRxFifoThreshold>
 800492c:	b950      	cbnz	r0, 8004944 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800492e:	4808      	ldr	r0, [pc, #32]	@ (8004950 <MX_USART1_UART_Init+0x60>)
 8004930:	f005 f8f0 	bl	8009b14 <HAL_UARTEx_DisableFifoMode>
 8004934:	b948      	cbnz	r0, 800494a <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004936:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004938:	f7ff fd12 	bl	8004360 <Error_Handler>
 800493c:	e7ed      	b.n	800491a <MX_USART1_UART_Init+0x2a>
    Error_Handler();
 800493e:	f7ff fd0f 	bl	8004360 <Error_Handler>
 8004942:	e7ef      	b.n	8004924 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 8004944:	f7ff fd0c 	bl	8004360 <Error_Handler>
 8004948:	e7f1      	b.n	800492e <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 800494a:	f7ff fd09 	bl	8004360 <Error_Handler>
}
 800494e:	e7f2      	b.n	8004936 <MX_USART1_UART_Init+0x46>
 8004950:	20006a2c 	.word	0x20006a2c
 8004954:	40013800 	.word	0x40013800

08004958 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004958:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800495a:	4817      	ldr	r0, [pc, #92]	@ (80049b8 <MX_USART3_UART_Init+0x60>)
 800495c:	4b17      	ldr	r3, [pc, #92]	@ (80049bc <MX_USART3_UART_Init+0x64>)
 800495e:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8004960:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8004964:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004966:	2300      	movs	r3, #0
 8004968:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800496a:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800496c:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800496e:	220c      	movs	r2, #12
 8004970:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004972:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004974:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004976:	6203      	str	r3, [r0, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004978:	6243      	str	r3, [r0, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800497a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800497c:	f004 ffac 	bl	80098d8 <HAL_UART_Init>
 8004980:	b970      	cbnz	r0, 80049a0 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004982:	2100      	movs	r1, #0
 8004984:	480c      	ldr	r0, [pc, #48]	@ (80049b8 <MX_USART3_UART_Init+0x60>)
 8004986:	f005 f8e4 	bl	8009b52 <HAL_UARTEx_SetTxFifoThreshold>
 800498a:	b960      	cbnz	r0, 80049a6 <MX_USART3_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800498c:	2100      	movs	r1, #0
 800498e:	480a      	ldr	r0, [pc, #40]	@ (80049b8 <MX_USART3_UART_Init+0x60>)
 8004990:	f005 f904 	bl	8009b9c <HAL_UARTEx_SetRxFifoThreshold>
 8004994:	b950      	cbnz	r0, 80049ac <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004996:	4808      	ldr	r0, [pc, #32]	@ (80049b8 <MX_USART3_UART_Init+0x60>)
 8004998:	f005 f8bc 	bl	8009b14 <HAL_UARTEx_DisableFifoMode>
 800499c:	b948      	cbnz	r0, 80049b2 <MX_USART3_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800499e:	bd08      	pop	{r3, pc}
    Error_Handler();
 80049a0:	f7ff fcde 	bl	8004360 <Error_Handler>
 80049a4:	e7ed      	b.n	8004982 <MX_USART3_UART_Init+0x2a>
    Error_Handler();
 80049a6:	f7ff fcdb 	bl	8004360 <Error_Handler>
 80049aa:	e7ef      	b.n	800498c <MX_USART3_UART_Init+0x34>
    Error_Handler();
 80049ac:	f7ff fcd8 	bl	8004360 <Error_Handler>
 80049b0:	e7f1      	b.n	8004996 <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 80049b2:	f7ff fcd5 	bl	8004360 <Error_Handler>
}
 80049b6:	e7f2      	b.n	800499e <MX_USART3_UART_Init+0x46>
 80049b8:	20006998 	.word	0x20006998
 80049bc:	40004800 	.word	0x40004800

080049c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80049c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049c2:	b0a1      	sub	sp, #132	@ 0x84
 80049c4:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c6:	2100      	movs	r1, #0
 80049c8:	911b      	str	r1, [sp, #108]	@ 0x6c
 80049ca:	911c      	str	r1, [sp, #112]	@ 0x70
 80049cc:	911d      	str	r1, [sp, #116]	@ 0x74
 80049ce:	911e      	str	r1, [sp, #120]	@ 0x78
 80049d0:	911f      	str	r1, [sp, #124]	@ 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049d2:	2254      	movs	r2, #84	@ 0x54
 80049d4:	a806      	add	r0, sp, #24
 80049d6:	f006 fd7d 	bl	800b4d4 <memset>
  if(uartHandle->Instance==USART1)
 80049da:	6823      	ldr	r3, [r4, #0]
 80049dc:	4a62      	ldr	r2, [pc, #392]	@ (8004b68 <HAL_UART_MspInit+0x1a8>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d004      	beq.n	80049ec <HAL_UART_MspInit+0x2c>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 80049e2:	4a62      	ldr	r2, [pc, #392]	@ (8004b6c <HAL_UART_MspInit+0x1ac>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d059      	beq.n	8004a9c <HAL_UART_MspInit+0xdc>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80049e8:	b021      	add	sp, #132	@ 0x84
 80049ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80049ec:	2301      	movs	r3, #1
 80049ee:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049f0:	a806      	add	r0, sp, #24
 80049f2:	f003 f833 	bl	8007a5c <HAL_RCCEx_PeriphCLKConfig>
 80049f6:	2800      	cmp	r0, #0
 80049f8:	d14a      	bne.n	8004a90 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART1_CLK_ENABLE();
 80049fa:	4b5d      	ldr	r3, [pc, #372]	@ (8004b70 <HAL_UART_MspInit+0x1b0>)
 80049fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80049fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a02:	661a      	str	r2, [r3, #96]	@ 0x60
 8004a04:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a06:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8004a0a:	9201      	str	r2, [sp, #4]
 8004a0c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a10:	f042 0201 	orr.w	r2, r2, #1
 8004a14:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004a16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a18:	f002 0201 	and.w	r2, r2, #1
 8004a1c:	9202      	str	r2, [sp, #8]
 8004a1e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a22:	f042 0202 	orr.w	r2, r2, #2
 8004a26:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	9303      	str	r3, [sp, #12]
 8004a30:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004a32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a36:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a38:	2702      	movs	r7, #2
 8004a3a:	971c      	str	r7, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3c:	2500      	movs	r5, #0
 8004a3e:	951d      	str	r5, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a40:	951e      	str	r5, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a42:	2607      	movs	r6, #7
 8004a44:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a46:	a91b      	add	r1, sp, #108	@ 0x6c
 8004a48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a4c:	f001 fe24 	bl	8006698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004a50:	2340      	movs	r3, #64	@ 0x40
 8004a52:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a54:	971c      	str	r7, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a56:	951d      	str	r5, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a58:	951e      	str	r5, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a5a:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a5c:	a91b      	add	r1, sp, #108	@ 0x6c
 8004a5e:	4845      	ldr	r0, [pc, #276]	@ (8004b74 <HAL_UART_MspInit+0x1b4>)
 8004a60:	f001 fe1a 	bl	8006698 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8004a64:	4844      	ldr	r0, [pc, #272]	@ (8004b78 <HAL_UART_MspInit+0x1b8>)
 8004a66:	4b45      	ldr	r3, [pc, #276]	@ (8004b7c <HAL_UART_MspInit+0x1bc>)
 8004a68:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004a6a:	2318      	movs	r3, #24
 8004a6c:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a6e:	6085      	str	r5, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a70:	60c5      	str	r5, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a72:	2380      	movs	r3, #128	@ 0x80
 8004a74:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a76:	6145      	str	r5, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a78:	6185      	str	r5, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004a7a:	2320      	movs	r3, #32
 8004a7c:	61c3      	str	r3, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a7e:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004a80:	f001 fc20 	bl	80062c4 <HAL_DMA_Init>
 8004a84:	b938      	cbnz	r0, 8004a96 <HAL_UART_MspInit+0xd6>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004a86:	4b3c      	ldr	r3, [pc, #240]	@ (8004b78 <HAL_UART_MspInit+0x1b8>)
 8004a88:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
 8004a8c:	629c      	str	r4, [r3, #40]	@ 0x28
 8004a8e:	e7ab      	b.n	80049e8 <HAL_UART_MspInit+0x28>
      Error_Handler();
 8004a90:	f7ff fc66 	bl	8004360 <Error_Handler>
 8004a94:	e7b1      	b.n	80049fa <HAL_UART_MspInit+0x3a>
      Error_Handler();
 8004a96:	f7ff fc63 	bl	8004360 <Error_Handler>
 8004a9a:	e7f4      	b.n	8004a86 <HAL_UART_MspInit+0xc6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004a9c:	2304      	movs	r3, #4
 8004a9e:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004aa0:	a806      	add	r0, sp, #24
 8004aa2:	f002 ffdb 	bl	8007a5c <HAL_RCCEx_PeriphCLKConfig>
 8004aa6:	2800      	cmp	r0, #0
 8004aa8:	d155      	bne.n	8004b56 <HAL_UART_MspInit+0x196>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004aaa:	4b31      	ldr	r3, [pc, #196]	@ (8004b70 <HAL_UART_MspInit+0x1b0>)
 8004aac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004aae:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004ab2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ab4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004ab6:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8004aba:	9204      	str	r2, [sp, #16]
 8004abc:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004abe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ac0:	f042 0202 	orr.w	r2, r2, #2
 8004ac4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ac8:	f003 0302 	and.w	r3, r3, #2
 8004acc:	9305      	str	r3, [sp, #20]
 8004ace:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_8;
 8004ad0:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8004ad4:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	931c      	str	r3, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ada:	2500      	movs	r5, #0
 8004adc:	951d      	str	r5, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	931e      	str	r3, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004ae2:	2307      	movs	r3, #7
 8004ae4:	931f      	str	r3, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ae6:	a91b      	add	r1, sp, #108	@ 0x6c
 8004ae8:	4822      	ldr	r0, [pc, #136]	@ (8004b74 <HAL_UART_MspInit+0x1b4>)
 8004aea:	f001 fdd5 	bl	8006698 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel3;
 8004aee:	4824      	ldr	r0, [pc, #144]	@ (8004b80 <HAL_UART_MspInit+0x1c0>)
 8004af0:	4b24      	ldr	r3, [pc, #144]	@ (8004b84 <HAL_UART_MspInit+0x1c4>)
 8004af2:	6003      	str	r3, [r0, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004af4:	231d      	movs	r3, #29
 8004af6:	6043      	str	r3, [r0, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004af8:	2310      	movs	r3, #16
 8004afa:	6083      	str	r3, [r0, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004afc:	60c5      	str	r5, [r0, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004afe:	2380      	movs	r3, #128	@ 0x80
 8004b00:	6103      	str	r3, [r0, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b02:	6145      	str	r5, [r0, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b04:	6185      	str	r5, [r0, #24]
    hdma_usart3_tx.Init.Mode = DMA_CIRCULAR;
 8004b06:	2320      	movs	r3, #32
 8004b08:	61c3      	str	r3, [r0, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004b0a:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004b0c:	f001 fbda 	bl	80062c4 <HAL_DMA_Init>
 8004b10:	bb20      	cbnz	r0, 8004b5c <HAL_UART_MspInit+0x19c>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004b12:	4b1b      	ldr	r3, [pc, #108]	@ (8004b80 <HAL_UART_MspInit+0x1c0>)
 8004b14:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8004b16:	629c      	str	r4, [r3, #40]	@ 0x28
    hdma_usart3_rx.Instance = DMA1_Channel4;
 8004b18:	481b      	ldr	r0, [pc, #108]	@ (8004b88 <HAL_UART_MspInit+0x1c8>)
 8004b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004b8c <HAL_UART_MspInit+0x1cc>)
 8004b1c:	6003      	str	r3, [r0, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004b1e:	231c      	movs	r3, #28
 8004b20:	6043      	str	r3, [r0, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b22:	2300      	movs	r3, #0
 8004b24:	6083      	str	r3, [r0, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b26:	60c3      	str	r3, [r0, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b28:	2280      	movs	r2, #128	@ 0x80
 8004b2a:	6102      	str	r2, [r0, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b2c:	6143      	str	r3, [r0, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b2e:	6183      	str	r3, [r0, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004b30:	2220      	movs	r2, #32
 8004b32:	61c2      	str	r2, [r0, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b34:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004b36:	f001 fbc5 	bl	80062c4 <HAL_DMA_Init>
 8004b3a:	b990      	cbnz	r0, 8004b62 <HAL_UART_MspInit+0x1a2>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004b3c:	4b12      	ldr	r3, [pc, #72]	@ (8004b88 <HAL_UART_MspInit+0x1c8>)
 8004b3e:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
 8004b42:	629c      	str	r4, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004b44:	2200      	movs	r2, #0
 8004b46:	4611      	mov	r1, r2
 8004b48:	2027      	movs	r0, #39	@ 0x27
 8004b4a:	f001 f983 	bl	8005e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004b4e:	2027      	movs	r0, #39	@ 0x27
 8004b50:	f001 f990 	bl	8005e74 <HAL_NVIC_EnableIRQ>
}
 8004b54:	e748      	b.n	80049e8 <HAL_UART_MspInit+0x28>
      Error_Handler();
 8004b56:	f7ff fc03 	bl	8004360 <Error_Handler>
 8004b5a:	e7a6      	b.n	8004aaa <HAL_UART_MspInit+0xea>
      Error_Handler();
 8004b5c:	f7ff fc00 	bl	8004360 <Error_Handler>
 8004b60:	e7d7      	b.n	8004b12 <HAL_UART_MspInit+0x152>
      Error_Handler();
 8004b62:	f7ff fbfd 	bl	8004360 <Error_Handler>
 8004b66:	e7e9      	b.n	8004b3c <HAL_UART_MspInit+0x17c>
 8004b68:	40013800 	.word	0x40013800
 8004b6c:	40004800 	.word	0x40004800
 8004b70:	40021000 	.word	0x40021000
 8004b74:	48000400 	.word	0x48000400
 8004b78:	20006938 	.word	0x20006938
 8004b7c:	4002001c 	.word	0x4002001c
 8004b80:	200068d8 	.word	0x200068d8
 8004b84:	40020030 	.word	0x40020030
 8004b88:	20006878 	.word	0x20006878
 8004b8c:	40020044 	.word	0x40020044

08004b90 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004b90:	b510      	push	{r4, lr}
 8004b92:	4604      	mov	r4, r0

  if(uartHandle->Instance==USART1)
 8004b94:	6803      	ldr	r3, [r0, #0]
 8004b96:	4a19      	ldr	r2, [pc, #100]	@ (8004bfc <HAL_UART_MspDeInit+0x6c>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d003      	beq.n	8004ba4 <HAL_UART_MspDeInit+0x14>
    HAL_DMA_DeInit(uartHandle->hdmarx);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8004b9c:	4a18      	ldr	r2, [pc, #96]	@ (8004c00 <HAL_UART_MspDeInit+0x70>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d015      	beq.n	8004bce <HAL_UART_MspDeInit+0x3e>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 8004ba2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_DISABLE();
 8004ba4:	f502 4258 	add.w	r2, r2, #55296	@ 0xd800
 8004ba8:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8004baa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bae:	6613      	str	r3, [r2, #96]	@ 0x60
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 8004bb0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004bb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004bb8:	f001 fe58 	bl	800686c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8004bbc:	2140      	movs	r1, #64	@ 0x40
 8004bbe:	4811      	ldr	r0, [pc, #68]	@ (8004c04 <HAL_UART_MspDeInit+0x74>)
 8004bc0:	f001 fe54 	bl	800686c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8004bc4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8004bc8:	f001 fbe8 	bl	800639c <HAL_DMA_DeInit>
 8004bcc:	e7e9      	b.n	8004ba2 <HAL_UART_MspDeInit+0x12>
    __HAL_RCC_USART3_CLK_DISABLE();
 8004bce:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 8004bd2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004bd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bd8:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_8);
 8004bda:	f44f 61a0 	mov.w	r1, #1280	@ 0x500
 8004bde:	4809      	ldr	r0, [pc, #36]	@ (8004c04 <HAL_UART_MspDeInit+0x74>)
 8004be0:	f001 fe44 	bl	800686c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004be4:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8004be6:	f001 fbd9 	bl	800639c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8004bea:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8004bee:	f001 fbd5 	bl	800639c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8004bf2:	2027      	movs	r0, #39	@ 0x27
 8004bf4:	f001 f942 	bl	8005e7c <HAL_NVIC_DisableIRQ>
}
 8004bf8:	e7d3      	b.n	8004ba2 <HAL_UART_MspDeInit+0x12>
 8004bfa:	bf00      	nop
 8004bfc:	40013800 	.word	0x40013800
 8004c00:	40004800 	.word	0x40004800
 8004c04:	48000400 	.word	0x48000400

08004c08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004c08:	480d      	ldr	r0, [pc, #52]	@ (8004c40 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004c0a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004c0c:	f7ff fcd6 	bl	80045bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004c10:	480c      	ldr	r0, [pc, #48]	@ (8004c44 <LoopForever+0x6>)
  ldr r1, =_edata
 8004c12:	490d      	ldr	r1, [pc, #52]	@ (8004c48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004c14:	4a0d      	ldr	r2, [pc, #52]	@ (8004c4c <LoopForever+0xe>)
  movs r3, #0
 8004c16:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004c18:	e002      	b.n	8004c20 <LoopCopyDataInit>

08004c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c1e:	3304      	adds	r3, #4

08004c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c24:	d3f9      	bcc.n	8004c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c26:	4a0a      	ldr	r2, [pc, #40]	@ (8004c50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004c28:	4c0a      	ldr	r4, [pc, #40]	@ (8004c54 <LoopForever+0x16>)
  movs r3, #0
 8004c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c2c:	e001      	b.n	8004c32 <LoopFillZerobss>

08004c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c30:	3204      	adds	r2, #4

08004c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c34:	d3fb      	bcc.n	8004c2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004c36:	f006 fce3 	bl	800b600 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004c3a:	f7ff fbca 	bl	80043d2 <main>

08004c3e <LoopForever>:

LoopForever:
    b LoopForever
 8004c3e:	e7fe      	b.n	8004c3e <LoopForever>
  ldr   r0, =_estack
 8004c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c48:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8004c4c:	080168c0 	.word	0x080168c0
  ldr r2, =_sbss
 8004c50:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8004c54:	20006c10 	.word	0x20006c10

08004c58 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004c58:	e7fe      	b.n	8004c58 <ADC3_IRQHandler>
	...

08004c5c <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004c5c:	4b10      	ldr	r3, [pc, #64]	@ (8004ca0 <HAL_InitTick+0x44>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	b90b      	cbnz	r3, 8004c66 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004c62:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8004c64:	4770      	bx	lr
{
 8004c66:	b510      	push	{r4, lr}
 8004c68:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004c6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004c6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c72:	4a0c      	ldr	r2, [pc, #48]	@ (8004ca4 <HAL_InitTick+0x48>)
 8004c74:	6810      	ldr	r0, [r2, #0]
 8004c76:	fbb0 f0f3 	udiv	r0, r0, r3
 8004c7a:	f001 f903 	bl	8005e84 <HAL_SYSTICK_Config>
 8004c7e:	b968      	cbnz	r0, 8004c9c <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c80:	2c0f      	cmp	r4, #15
 8004c82:	d901      	bls.n	8004c88 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8004c84:	2001      	movs	r0, #1
 8004c86:	e00a      	b.n	8004c9e <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c88:	2200      	movs	r2, #0
 8004c8a:	4621      	mov	r1, r4
 8004c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c90:	f001 f8e0 	bl	8005e54 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004c94:	4b04      	ldr	r3, [pc, #16]	@ (8004ca8 <HAL_InitTick+0x4c>)
 8004c96:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8004c98:	2000      	movs	r0, #0
 8004c9a:	e000      	b.n	8004c9e <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8004c9c:	2001      	movs	r0, #1
}
 8004c9e:	bd10      	pop	{r4, pc}
 8004ca0:	20000050 	.word	0x20000050
 8004ca4:	2000004c 	.word	0x2000004c
 8004ca8:	20000054 	.word	0x20000054

08004cac <HAL_Init>:
{
 8004cac:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004cae:	2003      	movs	r0, #3
 8004cb0:	f001 f8be 	bl	8005e30 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004cb4:	200f      	movs	r0, #15
 8004cb6:	f7ff ffd1 	bl	8004c5c <HAL_InitTick>
 8004cba:	b110      	cbz	r0, 8004cc2 <HAL_Init+0x16>
    status = HAL_ERROR;
 8004cbc:	2401      	movs	r4, #1
}
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	bd10      	pop	{r4, pc}
 8004cc2:	4604      	mov	r4, r0
    HAL_MspInit();
 8004cc4:	f7ff fbaa 	bl	800441c <HAL_MspInit>
 8004cc8:	e7f9      	b.n	8004cbe <HAL_Init+0x12>
	...

08004ccc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004ccc:	4a03      	ldr	r2, [pc, #12]	@ (8004cdc <HAL_IncTick+0x10>)
 8004cce:	6813      	ldr	r3, [r2, #0]
 8004cd0:	4903      	ldr	r1, [pc, #12]	@ (8004ce0 <HAL_IncTick+0x14>)
 8004cd2:	6809      	ldr	r1, [r1, #0]
 8004cd4:	440b      	add	r3, r1
 8004cd6:	6013      	str	r3, [r2, #0]
}
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	20006ac0 	.word	0x20006ac0
 8004ce0:	20000050 	.word	0x20000050

08004ce4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004ce4:	4b01      	ldr	r3, [pc, #4]	@ (8004cec <HAL_GetTick+0x8>)
 8004ce6:	6818      	ldr	r0, [r3, #0]
}
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	20006ac0 	.word	0x20006ac0

08004cf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cf0:	b538      	push	{r3, r4, r5, lr}
 8004cf2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004cf4:	f7ff fff6 	bl	8004ce4 <HAL_GetTick>
 8004cf8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004cfa:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004cfe:	d002      	beq.n	8004d06 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d00:	4b04      	ldr	r3, [pc, #16]	@ (8004d14 <HAL_Delay+0x24>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004d06:	f7ff ffed 	bl	8004ce4 <HAL_GetTick>
 8004d0a:	1b40      	subs	r0, r0, r5
 8004d0c:	42a0      	cmp	r0, r4
 8004d0e:	d3fa      	bcc.n	8004d06 <HAL_Delay+0x16>
  {
  }
}
 8004d10:	bd38      	pop	{r3, r4, r5, pc}
 8004d12:	bf00      	nop
 8004d14:	20000050 	.word	0x20000050

08004d18 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004d18:	b410      	push	{r4}
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004d1a:	3030      	adds	r0, #48	@ 0x30
 8004d1c:	0a0b      	lsrs	r3, r1, #8
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	f003 030c 	and.w	r3, r3, #12
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004d24:	58c4      	ldr	r4, [r0, r3]
 8004d26:	f001 011f 	and.w	r1, r1, #31
 8004d2a:	f04f 0c1f 	mov.w	ip, #31
 8004d2e:	fa0c fc01 	lsl.w	ip, ip, r1
 8004d32:	ea24 0c0c 	bic.w	ip, r4, ip
 8004d36:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8004d3a:	408a      	lsls	r2, r1
 8004d3c:	ea4c 0202 	orr.w	r2, ip, r2
 8004d40:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004d42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004d48:	b410      	push	{r4}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d4a:	3014      	adds	r0, #20
 8004d4c:	0e4b      	lsrs	r3, r1, #25
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	f003 0304 	and.w	r3, r3, #4
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004d54:	58c4      	ldr	r4, [r0, r3]
 8004d56:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8004d5a:	f04f 0c07 	mov.w	ip, #7
 8004d5e:	fa0c fc01 	lsl.w	ip, ip, r1
 8004d62:	ea24 0c0c 	bic.w	ip, r4, ip
 8004d66:	408a      	lsls	r2, r1
 8004d68:	ea4c 0202 	orr.w	r2, ip, r2
 8004d6c:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004d6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004d74:	b530      	push	{r4, r5, lr}
 8004d76:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8004d7c:	2800      	cmp	r0, #0
 8004d7e:	f000 8132 	beq.w	8004fe6 <HAL_ADC_Init+0x272>
 8004d82:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d84:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d86:	b313      	cbz	r3, 8004dce <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004d88:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 8004d90:	d005      	beq.n	8004d9e <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004d92:	689a      	ldr	r2, [r3, #8]
 8004d94:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 8004d98:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8004d9c:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d9e:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004da0:	6893      	ldr	r3, [r2, #8]
 8004da2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004da6:	d11f      	bne.n	8004de8 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8004da8:	6893      	ldr	r3, [r2, #8]
 8004daa:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004dae:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004db6:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004db8:	4b8c      	ldr	r3, [pc, #560]	@ (8004fec <HAL_ADC_Init+0x278>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	099b      	lsrs	r3, r3, #6
 8004dbe:	4a8c      	ldr	r2, [pc, #560]	@ (8004ff0 <HAL_ADC_Init+0x27c>)
 8004dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc4:	099b      	lsrs	r3, r3, #6
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004dcc:	e009      	b.n	8004de2 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8004dce:	f7fe fb85 	bl	80034dc <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	6623      	str	r3, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004dd6:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
 8004dda:	e7d5      	b.n	8004d88 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8004ddc:	9b01      	ldr	r3, [sp, #4]
 8004dde:	3b01      	subs	r3, #1
 8004de0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004de2:	9b01      	ldr	r3, [sp, #4]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d1f9      	bne.n	8004ddc <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004de8:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004dea:	6893      	ldr	r3, [r2, #8]
 8004dec:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004df0:	d13d      	bne.n	8004e6e <HAL_ADC_Init+0xfa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004df2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004df4:	f043 0310 	orr.w	r3, r3, #16
 8004df8:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dfa:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004dfc:	f043 0301 	orr.w	r3, r3, #1
 8004e00:	6623      	str	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004e02:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e04:	6893      	ldr	r3, [r2, #8]
 8004e06:	f013 0304 	ands.w	r3, r3, #4
 8004e0a:	d000      	beq.n	8004e0e <HAL_ADC_Init+0x9a>
 8004e0c:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004e0e:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8004e10:	f011 0f10 	tst.w	r1, #16
 8004e14:	f040 80e0 	bne.w	8004fd8 <HAL_ADC_Init+0x264>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	f040 80dd 	bne.w	8004fd8 <HAL_ADC_Init+0x264>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e1e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004e20:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004e24:	f043 0302 	orr.w	r3, r3, #2
 8004e28:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e2a:	6893      	ldr	r3, [r2, #8]
 8004e2c:	f013 0f01 	tst.w	r3, #1
 8004e30:	d13e      	bne.n	8004eb0 <HAL_ADC_Init+0x13c>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e32:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004e36:	d01c      	beq.n	8004e72 <HAL_ADC_Init+0xfe>
 8004e38:	4b6e      	ldr	r3, [pc, #440]	@ (8004ff4 <HAL_ADC_Init+0x280>)
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d019      	beq.n	8004e72 <HAL_ADC_Init+0xfe>
 8004e3e:	4b6e      	ldr	r3, [pc, #440]	@ (8004ff8 <HAL_ADC_Init+0x284>)
 8004e40:	6899      	ldr	r1, [r3, #8]
 8004e42:	f011 0101 	ands.w	r1, r1, #1
 8004e46:	d000      	beq.n	8004e4a <HAL_ADC_Init+0xd6>
 8004e48:	2101      	movs	r1, #1
 8004e4a:	4b6c      	ldr	r3, [pc, #432]	@ (8004ffc <HAL_ADC_Init+0x288>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f013 0301 	ands.w	r3, r3, #1
 8004e52:	d000      	beq.n	8004e56 <HAL_ADC_Init+0xe2>
 8004e54:	2301      	movs	r3, #1
 8004e56:	430b      	orrs	r3, r1
 8004e58:	4969      	ldr	r1, [pc, #420]	@ (8005000 <HAL_ADC_Init+0x28c>)
 8004e5a:	6889      	ldr	r1, [r1, #8]
 8004e5c:	f011 0101 	ands.w	r1, r1, #1
 8004e60:	d000      	beq.n	8004e64 <HAL_ADC_Init+0xf0>
 8004e62:	2101      	movs	r1, #1
 8004e64:	430b      	orrs	r3, r1
 8004e66:	bf0c      	ite	eq
 8004e68:	2301      	moveq	r3, #1
 8004e6a:	2300      	movne	r3, #0
 8004e6c:	e012      	b.n	8004e94 <HAL_ADC_Init+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e6e:	2000      	movs	r0, #0
 8004e70:	e7c8      	b.n	8004e04 <HAL_ADC_Init+0x90>
 8004e72:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004e76:	6899      	ldr	r1, [r3, #8]
 8004e78:	f011 0101 	ands.w	r1, r1, #1
 8004e7c:	d000      	beq.n	8004e80 <HAL_ADC_Init+0x10c>
 8004e7e:	2101      	movs	r1, #1
 8004e80:	4b5c      	ldr	r3, [pc, #368]	@ (8004ff4 <HAL_ADC_Init+0x280>)
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f013 0301 	ands.w	r3, r3, #1
 8004e88:	d000      	beq.n	8004e8c <HAL_ADC_Init+0x118>
 8004e8a:	2301      	movs	r3, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e8c:	430b      	orrs	r3, r1
 8004e8e:	bf0c      	ite	eq
 8004e90:	2301      	moveq	r3, #1
 8004e92:	2300      	movne	r3, #0
 8004e94:	b163      	cbz	r3, 8004eb0 <HAL_ADC_Init+0x13c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004e96:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004e9a:	d06c      	beq.n	8004f76 <HAL_ADC_Init+0x202>
 8004e9c:	4b55      	ldr	r3, [pc, #340]	@ (8004ff4 <HAL_ADC_Init+0x280>)
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d067      	beq.n	8004f72 <HAL_ADC_Init+0x1fe>
 8004ea2:	4958      	ldr	r1, [pc, #352]	@ (8005004 <HAL_ADC_Init+0x290>)
 8004ea4:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004ea6:	688a      	ldr	r2, [r1, #8]
 8004ea8:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8004eac:	4313      	orrs	r3, r2
 8004eae:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004eb0:	7f62      	ldrb	r2, [r4, #29]
                 hadc->Init.Overrun                                                     |
 8004eb2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004eb4:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 8004eb8:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 8004eba:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 8004ebc:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 8004ebe:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004ec0:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ec4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ec8:	2a01      	cmp	r2, #1
 8004eca:	d056      	beq.n	8004f7a <HAL_ADC_Init+0x206>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ecc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004ece:	b122      	cbz	r2, 8004eda <HAL_ADC_Init+0x166>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ed0:	f402 7278 	and.w	r2, r2, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004ed4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004ed6:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ed8:	4313      	orrs	r3, r2
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004eda:	6821      	ldr	r1, [r4, #0]
 8004edc:	68cd      	ldr	r5, [r1, #12]
 8004ede:	4a4a      	ldr	r2, [pc, #296]	@ (8005008 <HAL_ADC_Init+0x294>)
 8004ee0:	402a      	ands	r2, r5
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	60ca      	str	r2, [r1, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004ee6:	6822      	ldr	r2, [r4, #0]
 8004ee8:	6913      	ldr	r3, [r2, #16]
 8004eea:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8004eee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ef0:	430b      	orrs	r3, r1
 8004ef2:	6113      	str	r3, [r2, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ef4:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004ef6:	6893      	ldr	r3, [r2, #8]
 8004ef8:	f013 0308 	ands.w	r3, r3, #8
 8004efc:	d000      	beq.n	8004f00 <HAL_ADC_Init+0x18c>
 8004efe:	2301      	movs	r3, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f00:	bb43      	cbnz	r3, 8004f54 <HAL_ADC_Init+0x1e0>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004f02:	7f23      	ldrb	r3, [r4, #28]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004f04:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8004f08:	0049      	lsls	r1, r1, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004f0a:	ea41 3183 	orr.w	r1, r1, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004f0e:	68d3      	ldr	r3, [r2, #12]
 8004f10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f14:	f023 0302 	bic.w	r3, r3, #2
 8004f18:	430b      	orrs	r3, r1
 8004f1a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004f1c:	6923      	ldr	r3, [r4, #16]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d030      	beq.n	8004f84 <HAL_ADC_Init+0x210>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f22:	6822      	ldr	r2, [r4, #0]
 8004f24:	6913      	ldr	r3, [r2, #16]
 8004f26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f2a:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004f2c:	6822      	ldr	r2, [r4, #0]
 8004f2e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004f32:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004f36:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f3a:	6921      	ldr	r1, [r4, #16]
 8004f3c:	430b      	orrs	r3, r1
 8004f3e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004f42:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d02b      	beq.n	8004fa2 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004f4a:	6822      	ldr	r2, [r4, #0]
 8004f4c:	6913      	ldr	r3, [r2, #16]
 8004f4e:	f023 0301 	bic.w	r3, r3, #1
 8004f52:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004f54:	6963      	ldr	r3, [r4, #20]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d035      	beq.n	8004fc6 <HAL_ADC_Init+0x252>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004f5a:	6822      	ldr	r2, [r4, #0]
 8004f5c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004f5e:	f023 030f 	bic.w	r3, r3, #15
 8004f62:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004f64:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004f66:	f023 0303 	bic.w	r3, r3, #3
 8004f6a:	f043 0301 	orr.w	r3, r3, #1
 8004f6e:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8004f70:	e037      	b.n	8004fe2 <HAL_ADC_Init+0x26e>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004f72:	4926      	ldr	r1, [pc, #152]	@ (800500c <HAL_ADC_Init+0x298>)
 8004f74:	e796      	b.n	8004ea4 <HAL_ADC_Init+0x130>
 8004f76:	4925      	ldr	r1, [pc, #148]	@ (800500c <HAL_ADC_Init+0x298>)
 8004f78:	e794      	b.n	8004ea4 <HAL_ADC_Init+0x130>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004f7a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004f7c:	3a01      	subs	r2, #1
 8004f7e:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8004f82:	e7a3      	b.n	8004ecc <HAL_ADC_Init+0x158>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f84:	6822      	ldr	r2, [r4, #0]
 8004f86:	6913      	ldr	r3, [r2, #16]
 8004f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f8c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004f8e:	6822      	ldr	r2, [r4, #0]
 8004f90:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004f94:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004f98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f9c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004fa0:	e7cf      	b.n	8004f42 <HAL_ADC_Init+0x1ce>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004fa2:	6821      	ldr	r1, [r4, #0]
 8004fa4:	690b      	ldr	r3, [r1, #16]
 8004fa6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004faa:	f023 0304 	bic.w	r3, r3, #4
 8004fae:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004fb0:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8004fb2:	432a      	orrs	r2, r5
 8004fb4:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
 8004fb6:	432a      	orrs	r2, r5
 8004fb8:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8004fba:	432a      	orrs	r2, r5
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	f043 0301 	orr.w	r3, r3, #1
 8004fc2:	610b      	str	r3, [r1, #16]
 8004fc4:	e7c6      	b.n	8004f54 <HAL_ADC_Init+0x1e0>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004fc6:	6821      	ldr	r1, [r4, #0]
 8004fc8:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8004fca:	f023 030f 	bic.w	r3, r3, #15
 8004fce:	6a22      	ldr	r2, [r4, #32]
 8004fd0:	3a01      	subs	r2, #1
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	630b      	str	r3, [r1, #48]	@ 0x30
 8004fd6:	e7c5      	b.n	8004f64 <HAL_ADC_Init+0x1f0>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fd8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004fda:	f043 0310 	orr.w	r3, r3, #16
 8004fde:	65e3      	str	r3, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004fe0:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004fe2:	b003      	add	sp, #12
 8004fe4:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8004fe6:	2001      	movs	r0, #1
 8004fe8:	e7fb      	b.n	8004fe2 <HAL_ADC_Init+0x26e>
 8004fea:	bf00      	nop
 8004fec:	2000004c 	.word	0x2000004c
 8004ff0:	053e2d63 	.word	0x053e2d63
 8004ff4:	50000100 	.word	0x50000100
 8004ff8:	50000400 	.word	0x50000400
 8004ffc:	50000500 	.word	0x50000500
 8005000:	50000600 	.word	0x50000600
 8005004:	50000700 	.word	0x50000700
 8005008:	fff04007 	.word	0xfff04007
 800500c:	50000300 	.word	0x50000300

08005010 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005010:	6803      	ldr	r3, [r0, #0]
 8005012:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8005014:	4770      	bx	lr

08005016 <HAL_ADC_LevelOutOfWindowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005016:	4770      	bx	lr

08005018 <HAL_ADC_ErrorCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005018:	4770      	bx	lr
	...

0800501c <HAL_ADC_IRQHandler>:
{
 800501c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800501e:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005020:	6803      	ldr	r3, [r0, #0]
 8005022:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005024:	685f      	ldr	r7, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005026:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800502a:	d049      	beq.n	80050c0 <HAL_ADC_IRQHandler+0xa4>
 800502c:	4a98      	ldr	r2, [pc, #608]	@ (8005290 <HAL_ADC_IRQHandler+0x274>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d044      	beq.n	80050bc <HAL_ADC_IRQHandler+0xa0>
 8005032:	4b98      	ldr	r3, [pc, #608]	@ (8005294 <HAL_ADC_IRQHandler+0x278>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005034:	689d      	ldr	r5, [r3, #8]
 8005036:	f005 051f 	and.w	r5, r5, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800503a:	f016 0f02 	tst.w	r6, #2
 800503e:	d010      	beq.n	8005062 <HAL_ADC_IRQHandler+0x46>
 8005040:	f017 0f02 	tst.w	r7, #2
 8005044:	d00d      	beq.n	8005062 <HAL_ADC_IRQHandler+0x46>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005046:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005048:	f013 0f10 	tst.w	r3, #16
 800504c:	d103      	bne.n	8005056 <HAL_ADC_IRQHandler+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800504e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005050:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005054:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005056:	4620      	mov	r0, r4
 8005058:	f000 fdaa 	bl	8005bb0 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800505c:	6823      	ldr	r3, [r4, #0]
 800505e:	2202      	movs	r2, #2
 8005060:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005062:	f016 0f04 	tst.w	r6, #4
 8005066:	d002      	beq.n	800506e <HAL_ADC_IRQHandler+0x52>
 8005068:	f017 0f04 	tst.w	r7, #4
 800506c:	d105      	bne.n	800507a <HAL_ADC_IRQHandler+0x5e>
 800506e:	f016 0f08 	tst.w	r6, #8
 8005072:	d058      	beq.n	8005126 <HAL_ADC_IRQHandler+0x10a>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005074:	f017 0f08 	tst.w	r7, #8
 8005078:	d055      	beq.n	8005126 <HAL_ADC_IRQHandler+0x10a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800507a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800507c:	f013 0f10 	tst.w	r3, #16
 8005080:	d103      	bne.n	800508a <HAL_ADC_IRQHandler+0x6e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005082:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005084:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005088:	65e3      	str	r3, [r4, #92]	@ 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800508a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800508c:	68da      	ldr	r2, [r3, #12]
 800508e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8005092:	d142      	bne.n	800511a <HAL_ADC_IRQHandler+0xfe>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005094:	4a7e      	ldr	r2, [pc, #504]	@ (8005290 <HAL_ADC_IRQHandler+0x274>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d017      	beq.n	80050ca <HAL_ADC_IRQHandler+0xae>
 800509a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800509e:	4293      	cmp	r3, r2
 80050a0:	d010      	beq.n	80050c4 <HAL_ADC_IRQHandler+0xa8>
 80050a2:	461a      	mov	r2, r3
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d013      	beq.n	80050d0 <HAL_ADC_IRQHandler+0xb4>
 80050a8:	2d09      	cmp	r5, #9
 80050aa:	d805      	bhi.n	80050b8 <HAL_ADC_IRQHandler+0x9c>
 80050ac:	f240 2121 	movw	r1, #545	@ 0x221
 80050b0:	40e9      	lsrs	r1, r5
 80050b2:	f011 0f01 	tst.w	r1, #1
 80050b6:	d10b      	bne.n	80050d0 <HAL_ADC_IRQHandler+0xb4>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80050b8:	68d2      	ldr	r2, [r2, #12]
 80050ba:	e00a      	b.n	80050d2 <HAL_ADC_IRQHandler+0xb6>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80050bc:	4b76      	ldr	r3, [pc, #472]	@ (8005298 <HAL_ADC_IRQHandler+0x27c>)
 80050be:	e7b9      	b.n	8005034 <HAL_ADC_IRQHandler+0x18>
 80050c0:	4b75      	ldr	r3, [pc, #468]	@ (8005298 <HAL_ADC_IRQHandler+0x27c>)
 80050c2:	e7b7      	b.n	8005034 <HAL_ADC_IRQHandler+0x18>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80050c4:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 80050c8:	e7ec      	b.n	80050a4 <HAL_ADC_IRQHandler+0x88>
 80050ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80050ce:	e7e9      	b.n	80050a4 <HAL_ADC_IRQHandler+0x88>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80050d0:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80050d2:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 80050d6:	d120      	bne.n	800511a <HAL_ADC_IRQHandler+0xfe>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	f012 0f08 	tst.w	r2, #8
 80050de:	d01c      	beq.n	800511a <HAL_ADC_IRQHandler+0xfe>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80050e0:	689a      	ldr	r2, [r3, #8]
 80050e2:	f012 0f04 	tst.w	r2, #4
 80050e6:	d110      	bne.n	800510a <HAL_ADC_IRQHandler+0xee>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	f022 020c 	bic.w	r2, r2, #12
 80050ee:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80050f0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80050f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050f6:	65e3      	str	r3, [r4, #92]	@ 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80050f8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80050fa:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80050fe:	d10c      	bne.n	800511a <HAL_ADC_IRQHandler+0xfe>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005100:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005102:	f043 0301 	orr.w	r3, r3, #1
 8005106:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8005108:	e007      	b.n	800511a <HAL_ADC_IRQHandler+0xfe>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800510a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800510c:	f043 0310 	orr.w	r3, r3, #16
 8005110:	65e3      	str	r3, [r4, #92]	@ 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005112:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005114:	f043 0301 	orr.w	r3, r3, #1
 8005118:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 800511a:	4620      	mov	r0, r4
 800511c:	f7fc fda0 	bl	8001c60 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005120:	6823      	ldr	r3, [r4, #0]
 8005122:	220c      	movs	r2, #12
 8005124:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005126:	f016 0f20 	tst.w	r6, #32
 800512a:	d002      	beq.n	8005132 <HAL_ADC_IRQHandler+0x116>
 800512c:	f017 0f20 	tst.w	r7, #32
 8005130:	d105      	bne.n	800513e <HAL_ADC_IRQHandler+0x122>
 8005132:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8005136:	d063      	beq.n	8005200 <HAL_ADC_IRQHandler+0x1e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005138:	f017 0f40 	tst.w	r7, #64	@ 0x40
 800513c:	d060      	beq.n	8005200 <HAL_ADC_IRQHandler+0x1e4>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800513e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005140:	f013 0f10 	tst.w	r3, #16
 8005144:	d103      	bne.n	800514e <HAL_ADC_IRQHandler+0x132>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005146:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005148:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800514c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800514e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005150:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005152:	f412 7fc0 	tst.w	r2, #384	@ 0x180
 8005156:	d116      	bne.n	8005186 <HAL_ADC_IRQHandler+0x16a>
 8005158:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8005160:	d113      	bne.n	800518a <HAL_ADC_IRQHandler+0x16e>
 8005162:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005164:	4a4a      	ldr	r2, [pc, #296]	@ (8005290 <HAL_ADC_IRQHandler+0x274>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d014      	beq.n	8005194 <HAL_ADC_IRQHandler+0x178>
 800516a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800516e:	4293      	cmp	r3, r2
 8005170:	d00d      	beq.n	800518e <HAL_ADC_IRQHandler+0x172>
 8005172:	461a      	mov	r2, r3
 8005174:	4293      	cmp	r3, r2
 8005176:	d010      	beq.n	800519a <HAL_ADC_IRQHandler+0x17e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005178:	b17d      	cbz	r5, 800519a <HAL_ADC_IRQHandler+0x17e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800517a:	2d06      	cmp	r5, #6
 800517c:	d00d      	beq.n	800519a <HAL_ADC_IRQHandler+0x17e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800517e:	2d07      	cmp	r5, #7
 8005180:	d00b      	beq.n	800519a <HAL_ADC_IRQHandler+0x17e>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005182:	68d2      	ldr	r2, [r2, #12]
 8005184:	e00a      	b.n	800519c <HAL_ADC_IRQHandler+0x180>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005186:	2100      	movs	r1, #0
 8005188:	e7e7      	b.n	800515a <HAL_ADC_IRQHandler+0x13e>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800518a:	2000      	movs	r0, #0
 800518c:	e7ea      	b.n	8005164 <HAL_ADC_IRQHandler+0x148>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800518e:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8005192:	e7ef      	b.n	8005174 <HAL_ADC_IRQHandler+0x158>
 8005194:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8005198:	e7ec      	b.n	8005174 <HAL_ADC_IRQHandler+0x158>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800519a:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800519c:	b351      	cbz	r1, 80051f4 <HAL_ADC_IRQHandler+0x1d8>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800519e:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80051a2:	d003      	beq.n	80051ac <HAL_ADC_IRQHandler+0x190>
 80051a4:	b330      	cbz	r0, 80051f4 <HAL_ADC_IRQHandler+0x1d8>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80051a6:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 80051aa:	d123      	bne.n	80051f4 <HAL_ADC_IRQHandler+0x1d8>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80051ac:	6819      	ldr	r1, [r3, #0]
 80051ae:	f011 0f40 	tst.w	r1, #64	@ 0x40
 80051b2:	d01f      	beq.n	80051f4 <HAL_ADC_IRQHandler+0x1d8>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80051b4:	f412 1f00 	tst.w	r2, #2097152	@ 0x200000
 80051b8:	d11c      	bne.n	80051f4 <HAL_ADC_IRQHandler+0x1d8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80051ba:	689a      	ldr	r2, [r3, #8]
 80051bc:	f012 0f08 	tst.w	r2, #8
 80051c0:	d110      	bne.n	80051e4 <HAL_ADC_IRQHandler+0x1c8>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80051c8:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80051ca:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80051cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051d0:	65e3      	str	r3, [r4, #92]	@ 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80051d2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80051d4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80051d8:	d10c      	bne.n	80051f4 <HAL_ADC_IRQHandler+0x1d8>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051da:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80051dc:	f043 0301 	orr.w	r3, r3, #1
 80051e0:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80051e2:	e007      	b.n	80051f4 <HAL_ADC_IRQHandler+0x1d8>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051e4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80051e6:	f043 0310 	orr.w	r3, r3, #16
 80051ea:	65e3      	str	r3, [r4, #92]	@ 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051ec:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80051ee:	f043 0301 	orr.w	r3, r3, #1
 80051f2:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80051f4:	4620      	mov	r0, r4
 80051f6:	f000 fcd7 	bl	8005ba8 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80051fa:	6823      	ldr	r3, [r4, #0]
 80051fc:	2260      	movs	r2, #96	@ 0x60
 80051fe:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005200:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8005204:	d002      	beq.n	800520c <HAL_ADC_IRQHandler+0x1f0>
 8005206:	f017 0f80 	tst.w	r7, #128	@ 0x80
 800520a:	d136      	bne.n	800527a <HAL_ADC_IRQHandler+0x25e>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800520c:	f416 7f80 	tst.w	r6, #256	@ 0x100
 8005210:	d002      	beq.n	8005218 <HAL_ADC_IRQHandler+0x1fc>
 8005212:	f417 7f80 	tst.w	r7, #256	@ 0x100
 8005216:	d141      	bne.n	800529c <HAL_ADC_IRQHandler+0x280>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005218:	f416 7f00 	tst.w	r6, #512	@ 0x200
 800521c:	d002      	beq.n	8005224 <HAL_ADC_IRQHandler+0x208>
 800521e:	f417 7f00 	tst.w	r7, #512	@ 0x200
 8005222:	d147      	bne.n	80052b4 <HAL_ADC_IRQHandler+0x298>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005224:	f016 0f10 	tst.w	r6, #16
 8005228:	d020      	beq.n	800526c <HAL_ADC_IRQHandler+0x250>
 800522a:	f017 0f10 	tst.w	r7, #16
 800522e:	d01d      	beq.n	800526c <HAL_ADC_IRQHandler+0x250>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005230:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005232:	b16b      	cbz	r3, 8005250 <HAL_ADC_IRQHandler+0x234>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005234:	2d00      	cmp	r5, #0
 8005236:	d04d      	beq.n	80052d4 <HAL_ADC_IRQHandler+0x2b8>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005238:	6823      	ldr	r3, [r4, #0]
 800523a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800523e:	d047      	beq.n	80052d0 <HAL_ADC_IRQHandler+0x2b4>
 8005240:	4a13      	ldr	r2, [pc, #76]	@ (8005290 <HAL_ADC_IRQHandler+0x274>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d042      	beq.n	80052cc <HAL_ADC_IRQHandler+0x2b0>
 8005246:	4b13      	ldr	r3, [pc, #76]	@ (8005294 <HAL_ADC_IRQHandler+0x278>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 800524e:	d00a      	beq.n	8005266 <HAL_ADC_IRQHandler+0x24a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005250:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005252:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005256:	65e3      	str	r3, [r4, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005258:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800525a:	f043 0302 	orr.w	r3, r3, #2
 800525e:	6623      	str	r3, [r4, #96]	@ 0x60
      HAL_ADC_ErrorCallback(hadc);
 8005260:	4620      	mov	r0, r4
 8005262:	f7ff fed9 	bl	8005018 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005266:	6823      	ldr	r3, [r4, #0]
 8005268:	2210      	movs	r2, #16
 800526a:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800526c:	f416 6f80 	tst.w	r6, #1024	@ 0x400
 8005270:	d002      	beq.n	8005278 <HAL_ADC_IRQHandler+0x25c>
 8005272:	f417 6f80 	tst.w	r7, #1024	@ 0x400
 8005276:	d133      	bne.n	80052e0 <HAL_ADC_IRQHandler+0x2c4>
}
 8005278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800527a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800527c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005280:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005282:	4620      	mov	r0, r4
 8005284:	f7ff fec7 	bl	8005016 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	2280      	movs	r2, #128	@ 0x80
 800528c:	601a      	str	r2, [r3, #0]
 800528e:	e7bd      	b.n	800520c <HAL_ADC_IRQHandler+0x1f0>
 8005290:	50000100 	.word	0x50000100
 8005294:	50000700 	.word	0x50000700
 8005298:	50000300 	.word	0x50000300
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800529c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800529e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052a2:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80052a4:	4620      	mov	r0, r4
 80052a6:	f000 fc81 	bl	8005bac <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	e7b1      	b.n	8005218 <HAL_ADC_IRQHandler+0x1fc>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80052b4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80052b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052ba:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80052bc:	4620      	mov	r0, r4
 80052be:	f000 fc76 	bl	8005bae <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80052c2:	6823      	ldr	r3, [r4, #0]
 80052c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	e7ab      	b.n	8005224 <HAL_ADC_IRQHandler+0x208>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80052cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005300 <HAL_ADC_IRQHandler+0x2e4>)
 80052ce:	e7bb      	b.n	8005248 <HAL_ADC_IRQHandler+0x22c>
 80052d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005300 <HAL_ADC_IRQHandler+0x2e4>)
 80052d2:	e7b9      	b.n	8005248 <HAL_ADC_IRQHandler+0x22c>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f013 0f01 	tst.w	r3, #1
 80052dc:	d0c3      	beq.n	8005266 <HAL_ADC_IRQHandler+0x24a>
 80052de:	e7b7      	b.n	8005250 <HAL_ADC_IRQHandler+0x234>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80052e0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80052e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052e6:	65e3      	str	r3, [r4, #92]	@ 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80052e8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80052ea:	f043 0308 	orr.w	r3, r3, #8
 80052ee:	6623      	str	r3, [r4, #96]	@ 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052f6:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80052f8:	4620      	mov	r0, r4
 80052fa:	f000 fc56 	bl	8005baa <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 80052fe:	e7bb      	b.n	8005278 <HAL_ADC_IRQHandler+0x25c>
 8005300:	50000300 	.word	0x50000300

08005304 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005306:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005308:	2300      	movs	r3, #0
 800530a:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800530c:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
 8005310:	2b01      	cmp	r3, #1
 8005312:	f000 8242 	beq.w	800579a <HAL_ADC_ConfigChannel+0x496>
 8005316:	4604      	mov	r4, r0
 8005318:	460d      	mov	r5, r1
 800531a:	2301      	movs	r3, #1
 800531c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005320:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005322:	6883      	ldr	r3, [r0, #8]
 8005324:	f013 0f04 	tst.w	r3, #4
 8005328:	d009      	beq.n	800533e <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800532a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800532c:	f043 0320 	orr.w	r3, r3, #32
 8005330:	65e3      	str	r3, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005332:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005334:	2300      	movs	r3, #0
 8005336:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800533a:	b003      	add	sp, #12
 800533c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800533e:	680a      	ldr	r2, [r1, #0]
 8005340:	6849      	ldr	r1, [r1, #4]
 8005342:	f7ff fce9 	bl	8004d18 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005346:	6820      	ldr	r0, [r4, #0]
 8005348:	6883      	ldr	r3, [r0, #8]
 800534a:	f013 0304 	ands.w	r3, r3, #4
 800534e:	d000      	beq.n	8005352 <HAL_ADC_ConfigChannel+0x4e>
 8005350:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005352:	6886      	ldr	r6, [r0, #8]
 8005354:	f016 0608 	ands.w	r6, r6, #8
 8005358:	d000      	beq.n	800535c <HAL_ADC_ConfigChannel+0x58>
 800535a:	2601      	movs	r6, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800535c:	2b00      	cmp	r3, #0
 800535e:	d13e      	bne.n	80053de <HAL_ADC_ConfigChannel+0xda>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005360:	2e00      	cmp	r6, #0
 8005362:	d13c      	bne.n	80053de <HAL_ADC_ConfigChannel+0xda>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005364:	68aa      	ldr	r2, [r5, #8]
 8005366:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800536a:	d078      	beq.n	800545e <HAL_ADC_ConfigChannel+0x15a>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800536c:	6829      	ldr	r1, [r5, #0]
 800536e:	f7ff fceb 	bl	8004d48 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005372:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005374:	6953      	ldr	r3, [r2, #20]
 8005376:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800537a:	6153      	str	r3, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800537c:	6969      	ldr	r1, [r5, #20]
 800537e:	6822      	ldr	r2, [r4, #0]
 8005380:	68d3      	ldr	r3, [r2, #12]
 8005382:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005386:	005b      	lsls	r3, r3, #1
 8005388:	4099      	lsls	r1, r3
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800538a:	6928      	ldr	r0, [r5, #16]
 800538c:	2804      	cmp	r0, #4
 800538e:	d073      	beq.n	8005478 <HAL_ADC_ConfigChannel+0x174>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005390:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8005392:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8005396:	4bab      	ldr	r3, [pc, #684]	@ (8005644 <HAL_ADC_ConfigChannel+0x340>)
 8005398:	403b      	ands	r3, r7
 800539a:	682f      	ldr	r7, [r5, #0]
 800539c:	f007 4cf8 	and.w	ip, r7, #2080374784	@ 0x7c000000
 80053a0:	ea41 010c 	orr.w	r1, r1, ip
 80053a4:	430b      	orrs	r3, r1
 80053a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80053aa:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	6928      	ldr	r0, [r5, #16]
 80053b2:	69aa      	ldr	r2, [r5, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053b4:	3360      	adds	r3, #96	@ 0x60
  MODIFY_REG(*preg,
 80053b6:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 80053ba:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80053be:	430a      	orrs	r2, r1
 80053c0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80053c4:	6823      	ldr	r3, [r4, #0]
 80053c6:	6929      	ldr	r1, [r5, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80053c8:	7f2a      	ldrb	r2, [r5, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80053ca:	2a01      	cmp	r2, #1
 80053cc:	d051      	beq.n	8005472 <HAL_ADC_ConfigChannel+0x16e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053ce:	3360      	adds	r3, #96	@ 0x60
  MODIFY_REG(*preg,
 80053d0:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80053d4:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80053d8:	4332      	orrs	r2, r6
 80053da:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053de:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80053e0:	6893      	ldr	r3, [r2, #8]
 80053e2:	f013 0f01 	tst.w	r3, #1
 80053e6:	d116      	bne.n	8005416 <HAL_ADC_ConfigChannel+0x112>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80053e8:	682b      	ldr	r3, [r5, #0]
 80053ea:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80053ec:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 80053f0:	f3c3 0612 	ubfx	r6, r3, #0, #19
 80053f4:	ea21 0106 	bic.w	r1, r1, r6
 80053f8:	f000 0618 	and.w	r6, r0, #24
 80053fc:	4892      	ldr	r0, [pc, #584]	@ (8005648 <HAL_ADC_ConfigChannel+0x344>)
 80053fe:	40f0      	lsrs	r0, r6
 8005400:	4003      	ands	r3, r0
 8005402:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005406:	430b      	orrs	r3, r1
 8005408:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800540c:	68ea      	ldr	r2, [r5, #12]
 800540e:	4b8f      	ldr	r3, [pc, #572]	@ (800564c <HAL_ADC_ConfigChannel+0x348>)
 8005410:	429a      	cmp	r2, r3
 8005412:	f000 8099 	beq.w	8005548 <HAL_ADC_ConfigChannel+0x244>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005416:	682b      	ldr	r3, [r5, #0]
 8005418:	4a8d      	ldr	r2, [pc, #564]	@ (8005650 <HAL_ADC_ConfigChannel+0x34c>)
 800541a:	4213      	tst	r3, r2
 800541c:	f000 81b7 	beq.w	800578e <HAL_ADC_ConfigChannel+0x48a>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005420:	6822      	ldr	r2, [r4, #0]
 8005422:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8005426:	f000 8150 	beq.w	80056ca <HAL_ADC_ConfigChannel+0x3c6>
 800542a:	498a      	ldr	r1, [pc, #552]	@ (8005654 <HAL_ADC_ConfigChannel+0x350>)
 800542c:	428a      	cmp	r2, r1
 800542e:	f000 8149 	beq.w	80056c4 <HAL_ADC_ConfigChannel+0x3c0>
 8005432:	4989      	ldr	r1, [pc, #548]	@ (8005658 <HAL_ADC_ConfigChannel+0x354>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005434:	6889      	ldr	r1, [r1, #8]
 8005436:	f001 70e0 	and.w	r0, r1, #29360128	@ 0x1c00000
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800543a:	4d88      	ldr	r5, [pc, #544]	@ (800565c <HAL_ADC_ConfigChannel+0x358>)
 800543c:	42ab      	cmp	r3, r5
 800543e:	f000 8146 	beq.w	80056ce <HAL_ADC_ConfigChannel+0x3ca>
 8005442:	4d87      	ldr	r5, [pc, #540]	@ (8005660 <HAL_ADC_ConfigChannel+0x35c>)
 8005444:	42ab      	cmp	r3, r5
 8005446:	f000 8142 	beq.w	80056ce <HAL_ADC_ConfigChannel+0x3ca>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800544a:	4d86      	ldr	r5, [pc, #536]	@ (8005664 <HAL_ADC_ConfigChannel+0x360>)
 800544c:	42ab      	cmp	r3, r5
 800544e:	f000 8171 	beq.w	8005734 <HAL_ADC_ConfigChannel+0x430>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005452:	4d85      	ldr	r5, [pc, #532]	@ (8005668 <HAL_ADC_ConfigChannel+0x364>)
 8005454:	42ab      	cmp	r3, r5
 8005456:	f000 8185 	beq.w	8005764 <HAL_ADC_ConfigChannel+0x460>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800545a:	2000      	movs	r0, #0
 800545c:	e76a      	b.n	8005334 <HAL_ADC_ConfigChannel+0x30>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800545e:	2200      	movs	r2, #0
 8005460:	6829      	ldr	r1, [r5, #0]
 8005462:	f7ff fc71 	bl	8004d48 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005466:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005468:	6953      	ldr	r3, [r2, #20]
 800546a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800546e:	6153      	str	r3, [r2, #20]
}
 8005470:	e784      	b.n	800537c <HAL_ADC_ConfigChannel+0x78>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005472:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8005476:	e7aa      	b.n	80053ce <HAL_ADC_ConfigChannel+0xca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005478:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800547a:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800547c:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005480:	682b      	ldr	r3, [r5, #0]
 8005482:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8005486:	bb80      	cbnz	r0, 80054ea <HAL_ADC_ConfigChannel+0x1e6>
 8005488:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800548c:	4299      	cmp	r1, r3
 800548e:	d034      	beq.n	80054fa <HAL_ADC_ConfigChannel+0x1f6>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005490:	6821      	ldr	r1, [r4, #0]
 8005492:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8005494:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8005496:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800549a:	682b      	ldr	r3, [r5, #0]
 800549c:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80054a0:	bb80      	cbnz	r0, 8005504 <HAL_ADC_ConfigChannel+0x200>
 80054a2:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d034      	beq.n	8005514 <HAL_ADC_ConfigChannel+0x210>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054aa:	6821      	ldr	r1, [r4, #0]
 80054ac:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 80054ae:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 80054b0:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80054ba:	bb80      	cbnz	r0, 800551e <HAL_ADC_ConfigChannel+0x21a>
 80054bc:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d034      	beq.n	800552e <HAL_ADC_ConfigChannel+0x22a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80054c4:	6821      	ldr	r1, [r4, #0]
 80054c6:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 80054c8:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 80054ca:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80054ce:	682b      	ldr	r3, [r5, #0]
 80054d0:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80054d4:	bb80      	cbnz	r0, 8005538 <HAL_ADC_ConfigChannel+0x234>
 80054d6:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80054da:	429a      	cmp	r2, r3
 80054dc:	f47f af7f 	bne.w	80053de <HAL_ADC_ConfigChannel+0xda>
  MODIFY_REG(*preg,
 80054e0:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 80054e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054e6:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 80054e8:	e779      	b.n	80053de <HAL_ADC_ConfigChannel+0xda>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ea:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80054ee:	b113      	cbz	r3, 80054f6 <HAL_ADC_ConfigChannel+0x1f2>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80054f0:	fab3 f383 	clz	r3, r3
 80054f4:	e7ca      	b.n	800548c <HAL_ADC_ConfigChannel+0x188>
    return 32U;
 80054f6:	2320      	movs	r3, #32
 80054f8:	e7c8      	b.n	800548c <HAL_ADC_ConfigChannel+0x188>
  MODIFY_REG(*preg,
 80054fa:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 80054fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005500:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8005502:	e7c5      	b.n	8005490 <HAL_ADC_ConfigChannel+0x18c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005504:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8005508:	b113      	cbz	r3, 8005510 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800550a:	fab3 f383 	clz	r3, r3
 800550e:	e7ca      	b.n	80054a6 <HAL_ADC_ConfigChannel+0x1a2>
    return 32U;
 8005510:	2320      	movs	r3, #32
 8005512:	e7c8      	b.n	80054a6 <HAL_ADC_ConfigChannel+0x1a2>
  MODIFY_REG(*preg,
 8005514:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8005516:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800551a:	664b      	str	r3, [r1, #100]	@ 0x64
}
 800551c:	e7c5      	b.n	80054aa <HAL_ADC_ConfigChannel+0x1a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800551e:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8005522:	b113      	cbz	r3, 800552a <HAL_ADC_ConfigChannel+0x226>
  return __builtin_clz(value);
 8005524:	fab3 f383 	clz	r3, r3
 8005528:	e7ca      	b.n	80054c0 <HAL_ADC_ConfigChannel+0x1bc>
    return 32U;
 800552a:	2320      	movs	r3, #32
 800552c:	e7c8      	b.n	80054c0 <HAL_ADC_ConfigChannel+0x1bc>
  MODIFY_REG(*preg,
 800552e:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8005530:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005534:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8005536:	e7c5      	b.n	80054c4 <HAL_ADC_ConfigChannel+0x1c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005538:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800553c:	b113      	cbz	r3, 8005544 <HAL_ADC_ConfigChannel+0x240>
  return __builtin_clz(value);
 800553e:	fab3 f383 	clz	r3, r3
 8005542:	e7ca      	b.n	80054da <HAL_ADC_ConfigChannel+0x1d6>
    return 32U;
 8005544:	2320      	movs	r3, #32
 8005546:	e7c8      	b.n	80054da <HAL_ADC_ConfigChannel+0x1d6>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005548:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800554a:	682b      	ldr	r3, [r5, #0]
 800554c:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8005550:	bb26      	cbnz	r6, 800559c <HAL_ADC_ConfigChannel+0x298>
 8005552:	0e9a      	lsrs	r2, r3, #26
 8005554:	3201      	adds	r2, #1
 8005556:	f002 021f 	and.w	r2, r2, #31
 800555a:	2a09      	cmp	r2, #9
 800555c:	bf8c      	ite	hi
 800555e:	2200      	movhi	r2, #0
 8005560:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005562:	2a00      	cmp	r2, #0
 8005564:	d052      	beq.n	800560c <HAL_ADC_ConfigChannel+0x308>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005566:	bb46      	cbnz	r6, 80055ba <HAL_ADC_ConfigChannel+0x2b6>
 8005568:	0e99      	lsrs	r1, r3, #26
 800556a:	3101      	adds	r1, #1
 800556c:	0689      	lsls	r1, r1, #26
 800556e:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8005572:	bb76      	cbnz	r6, 80055d2 <HAL_ADC_ConfigChannel+0x2ce>
 8005574:	0e9f      	lsrs	r7, r3, #26
 8005576:	3701      	adds	r7, #1
 8005578:	f007 071f 	and.w	r7, r7, #31
 800557c:	2201      	movs	r2, #1
 800557e:	40ba      	lsls	r2, r7
 8005580:	4311      	orrs	r1, r2
 8005582:	bbae      	cbnz	r6, 80055f0 <HAL_ADC_ConfigChannel+0x2ec>
 8005584:	0e9b      	lsrs	r3, r3, #26
 8005586:	3301      	adds	r3, #1
 8005588:	f003 031f 	and.w	r3, r3, #31
 800558c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005590:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005592:	4319      	orrs	r1, r3
 8005594:	68aa      	ldr	r2, [r5, #8]
 8005596:	f7ff fbd7 	bl	8004d48 <LL_ADC_SetChannelSamplingTime>
 800559a:	e73c      	b.n	8005416 <HAL_ADC_ConfigChannel+0x112>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559c:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 80055a0:	b14a      	cbz	r2, 80055b6 <HAL_ADC_ConfigChannel+0x2b2>
  return __builtin_clz(value);
 80055a2:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80055a6:	3201      	adds	r2, #1
 80055a8:	f002 021f 	and.w	r2, r2, #31
 80055ac:	2a09      	cmp	r2, #9
 80055ae:	bf8c      	ite	hi
 80055b0:	2200      	movhi	r2, #0
 80055b2:	2201      	movls	r2, #1
 80055b4:	e7d5      	b.n	8005562 <HAL_ADC_ConfigChannel+0x25e>
    return 32U;
 80055b6:	2220      	movs	r2, #32
 80055b8:	e7f5      	b.n	80055a6 <HAL_ADC_ConfigChannel+0x2a2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ba:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 80055be:	b131      	cbz	r1, 80055ce <HAL_ADC_ConfigChannel+0x2ca>
  return __builtin_clz(value);
 80055c0:	fab1 f181 	clz	r1, r1
 80055c4:	3101      	adds	r1, #1
 80055c6:	0689      	lsls	r1, r1, #26
 80055c8:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80055cc:	e7d1      	b.n	8005572 <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 80055ce:	2120      	movs	r1, #32
 80055d0:	e7f8      	b.n	80055c4 <HAL_ADC_ConfigChannel+0x2c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d2:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 80055d6:	b14a      	cbz	r2, 80055ec <HAL_ADC_ConfigChannel+0x2e8>
  return __builtin_clz(value);
 80055d8:	fab2 f282 	clz	r2, r2
 80055dc:	3201      	adds	r2, #1
 80055de:	f002 021f 	and.w	r2, r2, #31
 80055e2:	f04f 0c01 	mov.w	ip, #1
 80055e6:	fa0c f202 	lsl.w	r2, ip, r2
 80055ea:	e7c9      	b.n	8005580 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80055ec:	2220      	movs	r2, #32
 80055ee:	e7f5      	b.n	80055dc <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055f0:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80055f4:	b143      	cbz	r3, 8005608 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 80055f6:	fab3 f383 	clz	r3, r3
 80055fa:	3301      	adds	r3, #1
 80055fc:	f003 031f 	and.w	r3, r3, #31
 8005600:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005604:	051b      	lsls	r3, r3, #20
 8005606:	e7c4      	b.n	8005592 <HAL_ADC_ConfigChannel+0x28e>
    return 32U;
 8005608:	2320      	movs	r3, #32
 800560a:	e7f6      	b.n	80055fa <HAL_ADC_ConfigChannel+0x2f6>
 800560c:	bb76      	cbnz	r6, 800566c <HAL_ADC_ConfigChannel+0x368>
 800560e:	0e99      	lsrs	r1, r3, #26
 8005610:	3101      	adds	r1, #1
 8005612:	0689      	lsls	r1, r1, #26
 8005614:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8005618:	bba6      	cbnz	r6, 8005684 <HAL_ADC_ConfigChannel+0x380>
 800561a:	0e9f      	lsrs	r7, r3, #26
 800561c:	3701      	adds	r7, #1
 800561e:	f007 071f 	and.w	r7, r7, #31
 8005622:	2201      	movs	r2, #1
 8005624:	40ba      	lsls	r2, r7
 8005626:	4311      	orrs	r1, r2
 8005628:	bbde      	cbnz	r6, 80056a2 <HAL_ADC_ConfigChannel+0x39e>
 800562a:	0e9b      	lsrs	r3, r3, #26
 800562c:	3301      	adds	r3, #1
 800562e:	f003 031f 	and.w	r3, r3, #31
 8005632:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005636:	3b1e      	subs	r3, #30
 8005638:	051b      	lsls	r3, r3, #20
 800563a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800563e:	4319      	orrs	r1, r3
 8005640:	e7a8      	b.n	8005594 <HAL_ADC_ConfigChannel+0x290>
 8005642:	bf00      	nop
 8005644:	03fff000 	.word	0x03fff000
 8005648:	0007ffff 	.word	0x0007ffff
 800564c:	407f0000 	.word	0x407f0000
 8005650:	80080000 	.word	0x80080000
 8005654:	50000100 	.word	0x50000100
 8005658:	50000700 	.word	0x50000700
 800565c:	c3210000 	.word	0xc3210000
 8005660:	90c00010 	.word	0x90c00010
 8005664:	c7520000 	.word	0xc7520000
 8005668:	cb840000 	.word	0xcb840000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800566c:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8005670:	b131      	cbz	r1, 8005680 <HAL_ADC_ConfigChannel+0x37c>
  return __builtin_clz(value);
 8005672:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005676:	3101      	adds	r1, #1
 8005678:	0689      	lsls	r1, r1, #26
 800567a:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800567e:	e7cb      	b.n	8005618 <HAL_ADC_ConfigChannel+0x314>
    return 32U;
 8005680:	2120      	movs	r1, #32
 8005682:	e7f8      	b.n	8005676 <HAL_ADC_ConfigChannel+0x372>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005684:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8005688:	b14a      	cbz	r2, 800569e <HAL_ADC_ConfigChannel+0x39a>
  return __builtin_clz(value);
 800568a:	fab2 f282 	clz	r2, r2
 800568e:	3201      	adds	r2, #1
 8005690:	f002 021f 	and.w	r2, r2, #31
 8005694:	f04f 0c01 	mov.w	ip, #1
 8005698:	fa0c f202 	lsl.w	r2, ip, r2
 800569c:	e7c3      	b.n	8005626 <HAL_ADC_ConfigChannel+0x322>
    return 32U;
 800569e:	2220      	movs	r2, #32
 80056a0:	e7f5      	b.n	800568e <HAL_ADC_ConfigChannel+0x38a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a2:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80056a6:	b15b      	cbz	r3, 80056c0 <HAL_ADC_ConfigChannel+0x3bc>
  return __builtin_clz(value);
 80056a8:	fab3 f383 	clz	r3, r3
 80056ac:	3301      	adds	r3, #1
 80056ae:	f003 031f 	and.w	r3, r3, #31
 80056b2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80056b6:	3b1e      	subs	r3, #30
 80056b8:	051b      	lsls	r3, r3, #20
 80056ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80056be:	e7be      	b.n	800563e <HAL_ADC_ConfigChannel+0x33a>
    return 32U;
 80056c0:	2320      	movs	r3, #32
 80056c2:	e7f3      	b.n	80056ac <HAL_ADC_ConfigChannel+0x3a8>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80056c4:	f501 7100 	add.w	r1, r1, #512	@ 0x200
 80056c8:	e6b4      	b.n	8005434 <HAL_ADC_ConfigChannel+0x130>
 80056ca:	4935      	ldr	r1, [pc, #212]	@ (80057a0 <HAL_ADC_ConfigChannel+0x49c>)
 80056cc:	e6b2      	b.n	8005434 <HAL_ADC_ConfigChannel+0x130>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80056ce:	f411 0f00 	tst.w	r1, #8388608	@ 0x800000
 80056d2:	f47f aeba 	bne.w	800544a <HAL_ADC_ConfigChannel+0x146>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056d6:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80056da:	d004      	beq.n	80056e6 <HAL_ADC_ConfigChannel+0x3e2>
 80056dc:	4b31      	ldr	r3, [pc, #196]	@ (80057a4 <HAL_ADC_ConfigChannel+0x4a0>)
 80056de:	429a      	cmp	r2, r3
 80056e0:	d001      	beq.n	80056e6 <HAL_ADC_ConfigChannel+0x3e2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056e2:	2000      	movs	r0, #0
 80056e4:	e626      	b.n	8005334 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056e6:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80056ea:	d019      	beq.n	8005720 <HAL_ADC_ConfigChannel+0x41c>
 80056ec:	4b2e      	ldr	r3, [pc, #184]	@ (80057a8 <HAL_ADC_ConfigChannel+0x4a4>)
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d014      	beq.n	800571c <HAL_ADC_ConfigChannel+0x418>
 80056f2:	4a2e      	ldr	r2, [pc, #184]	@ (80057ac <HAL_ADC_ConfigChannel+0x4a8>)
 80056f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80056f8:	6893      	ldr	r3, [r2, #8]
 80056fa:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80056fe:	4318      	orrs	r0, r3
 8005700:	6090      	str	r0, [r2, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005702:	4b2b      	ldr	r3, [pc, #172]	@ (80057b0 <HAL_ADC_ConfigChannel+0x4ac>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	099b      	lsrs	r3, r3, #6
 8005708:	4a2a      	ldr	r2, [pc, #168]	@ (80057b4 <HAL_ADC_ConfigChannel+0x4b0>)
 800570a:	fba2 2303 	umull	r2, r3, r2, r3
 800570e:	099b      	lsrs	r3, r3, #6
 8005710:	3301      	adds	r3, #1
 8005712:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800571a:	e006      	b.n	800572a <HAL_ADC_ConfigChannel+0x426>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800571c:	4a20      	ldr	r2, [pc, #128]	@ (80057a0 <HAL_ADC_ConfigChannel+0x49c>)
 800571e:	e7e9      	b.n	80056f4 <HAL_ADC_ConfigChannel+0x3f0>
 8005720:	4a1f      	ldr	r2, [pc, #124]	@ (80057a0 <HAL_ADC_ConfigChannel+0x49c>)
 8005722:	e7e7      	b.n	80056f4 <HAL_ADC_ConfigChannel+0x3f0>
            wait_loop_index--;
 8005724:	9b01      	ldr	r3, [sp, #4]
 8005726:	3b01      	subs	r3, #1
 8005728:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800572a:	9b01      	ldr	r3, [sp, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1f9      	bne.n	8005724 <HAL_ADC_ConfigChannel+0x420>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005730:	2000      	movs	r0, #0
 8005732:	e5ff      	b.n	8005334 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005734:	f011 7f80 	tst.w	r1, #16777216	@ 0x1000000
 8005738:	f47f ae8b 	bne.w	8005452 <HAL_ADC_ConfigChannel+0x14e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800573c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8005740:	d00e      	beq.n	8005760 <HAL_ADC_ConfigChannel+0x45c>
 8005742:	4b19      	ldr	r3, [pc, #100]	@ (80057a8 <HAL_ADC_ConfigChannel+0x4a4>)
 8005744:	429a      	cmp	r2, r3
 8005746:	d009      	beq.n	800575c <HAL_ADC_ConfigChannel+0x458>
 8005748:	4a18      	ldr	r2, [pc, #96]	@ (80057ac <HAL_ADC_ConfigChannel+0x4a8>)
 800574a:	f040 7080 	orr.w	r0, r0, #16777216	@ 0x1000000
 800574e:	6893      	ldr	r3, [r2, #8]
 8005750:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005754:	4318      	orrs	r0, r3
 8005756:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005758:	2000      	movs	r0, #0
}
 800575a:	e5eb      	b.n	8005334 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800575c:	4a10      	ldr	r2, [pc, #64]	@ (80057a0 <HAL_ADC_ConfigChannel+0x49c>)
 800575e:	e7f4      	b.n	800574a <HAL_ADC_ConfigChannel+0x446>
 8005760:	4a0f      	ldr	r2, [pc, #60]	@ (80057a0 <HAL_ADC_ConfigChannel+0x49c>)
 8005762:	e7f2      	b.n	800574a <HAL_ADC_ConfigChannel+0x446>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005764:	f411 0f80 	tst.w	r1, #4194304	@ 0x400000
 8005768:	d113      	bne.n	8005792 <HAL_ADC_ConfigChannel+0x48e>
        if (ADC_VREFINT_INSTANCE(hadc))
 800576a:	4b0f      	ldr	r3, [pc, #60]	@ (80057a8 <HAL_ADC_ConfigChannel+0x4a4>)
 800576c:	429a      	cmp	r2, r3
 800576e:	d012      	beq.n	8005796 <HAL_ADC_ConfigChannel+0x492>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005770:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8005774:	d009      	beq.n	800578a <HAL_ADC_ConfigChannel+0x486>
 8005776:	490d      	ldr	r1, [pc, #52]	@ (80057ac <HAL_ADC_ConfigChannel+0x4a8>)
 8005778:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800577c:	688a      	ldr	r2, [r1, #8]
 800577e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8005782:	4313      	orrs	r3, r2
 8005784:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005786:	2000      	movs	r0, #0
}
 8005788:	e5d4      	b.n	8005334 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800578a:	4905      	ldr	r1, [pc, #20]	@ (80057a0 <HAL_ADC_ConfigChannel+0x49c>)
 800578c:	e7f4      	b.n	8005778 <HAL_ADC_ConfigChannel+0x474>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800578e:	2000      	movs	r0, #0
 8005790:	e5d0      	b.n	8005334 <HAL_ADC_ConfigChannel+0x30>
 8005792:	2000      	movs	r0, #0
 8005794:	e5ce      	b.n	8005334 <HAL_ADC_ConfigChannel+0x30>
 8005796:	2000      	movs	r0, #0
 8005798:	e5cc      	b.n	8005334 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 800579a:	2002      	movs	r0, #2
 800579c:	e5cd      	b.n	800533a <HAL_ADC_ConfigChannel+0x36>
 800579e:	bf00      	nop
 80057a0:	50000300 	.word	0x50000300
 80057a4:	50000600 	.word	0x50000600
 80057a8:	50000100 	.word	0x50000100
 80057ac:	50000700 	.word	0x50000700
 80057b0:	2000004c 	.word	0x2000004c
 80057b4:	053e2d63 	.word	0x053e2d63

080057b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80057b8:	b530      	push	{r4, r5, lr}
 80057ba:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80057bc:	2300      	movs	r3, #0
 80057be:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80057c0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	f012 0f01 	tst.w	r2, #1
 80057c8:	d163      	bne.n	8005892 <ADC_Enable+0xda>
 80057ca:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80057cc:	6899      	ldr	r1, [r3, #8]
 80057ce:	4a32      	ldr	r2, [pc, #200]	@ (8005898 <ADC_Enable+0xe0>)
 80057d0:	4211      	tst	r1, r2
 80057d2:	d120      	bne.n	8005816 <ADC_Enable+0x5e>
  MODIFY_REG(ADCx->CR,
 80057d4:	689a      	ldr	r2, [r3, #8]
 80057d6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80057da:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80057de:	f042 0201 	orr.w	r2, r2, #1
 80057e2:	609a      	str	r2, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80057e4:	6803      	ldr	r3, [r0, #0]
 80057e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057ea:	d020      	beq.n	800582e <ADC_Enable+0x76>
 80057ec:	4a2b      	ldr	r2, [pc, #172]	@ (800589c <ADC_Enable+0xe4>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d01b      	beq.n	800582a <ADC_Enable+0x72>
 80057f2:	4b2b      	ldr	r3, [pc, #172]	@ (80058a0 <ADC_Enable+0xe8>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80057fa:	d020      	beq.n	800583e <ADC_Enable+0x86>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80057fc:	4b29      	ldr	r3, [pc, #164]	@ (80058a4 <ADC_Enable+0xec>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	099b      	lsrs	r3, r3, #6
 8005802:	4a29      	ldr	r2, [pc, #164]	@ (80058a8 <ADC_Enable+0xf0>)
 8005804:	fba2 2303 	umull	r2, r3, r2, r3
 8005808:	099b      	lsrs	r3, r3, #6
 800580a:	3301      	adds	r3, #1
 800580c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8005814:	e010      	b.n	8005838 <ADC_Enable+0x80>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005816:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8005818:	f043 0310 	orr.w	r3, r3, #16
 800581c:	65c3      	str	r3, [r0, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800581e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8005820:	f043 0301 	orr.w	r3, r3, #1
 8005824:	6603      	str	r3, [r0, #96]	@ 0x60
      return HAL_ERROR;
 8005826:	2001      	movs	r0, #1
 8005828:	e034      	b.n	8005894 <ADC_Enable+0xdc>
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800582a:	4b20      	ldr	r3, [pc, #128]	@ (80058ac <ADC_Enable+0xf4>)
 800582c:	e7e2      	b.n	80057f4 <ADC_Enable+0x3c>
 800582e:	4b1f      	ldr	r3, [pc, #124]	@ (80058ac <ADC_Enable+0xf4>)
 8005830:	e7e0      	b.n	80057f4 <ADC_Enable+0x3c>
      {
        wait_loop_index--;
 8005832:	9b01      	ldr	r3, [sp, #4]
 8005834:	3b01      	subs	r3, #1
 8005836:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8005838:	9b01      	ldr	r3, [sp, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1f9      	bne.n	8005832 <ADC_Enable+0x7a>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800583e:	f7ff fa51 	bl	8004ce4 <HAL_GetTick>
 8005842:	4605      	mov	r5, r0

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	f012 0f01 	tst.w	r2, #1
 800584c:	d11f      	bne.n	800588e <ADC_Enable+0xd6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	f012 0f01 	tst.w	r2, #1
 8005854:	d107      	bne.n	8005866 <ADC_Enable+0xae>
  MODIFY_REG(ADCx->CR,
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800585c:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8005860:	f042 0201 	orr.w	r2, r2, #1
 8005864:	609a      	str	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
      {
        LL_ADC_Enable(hadc->Instance);
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005866:	f7ff fa3d 	bl	8004ce4 <HAL_GetTick>
 800586a:	1b43      	subs	r3, r0, r5
 800586c:	2b02      	cmp	r3, #2
 800586e:	d9e9      	bls.n	8005844 <ADC_Enable+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005870:	6823      	ldr	r3, [r4, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f013 0f01 	tst.w	r3, #1
 8005878:	d1e4      	bne.n	8005844 <ADC_Enable+0x8c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800587a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800587c:	f043 0310 	orr.w	r3, r3, #16
 8005880:	65e3      	str	r3, [r4, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005882:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005884:	f043 0301 	orr.w	r3, r3, #1
 8005888:	6623      	str	r3, [r4, #96]	@ 0x60

          return HAL_ERROR;
 800588a:	2001      	movs	r0, #1
 800588c:	e002      	b.n	8005894 <ADC_Enable+0xdc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800588e:	2000      	movs	r0, #0
 8005890:	e000      	b.n	8005894 <ADC_Enable+0xdc>
 8005892:	2000      	movs	r0, #0
}
 8005894:	b003      	add	sp, #12
 8005896:	bd30      	pop	{r4, r5, pc}
 8005898:	8000003f 	.word	0x8000003f
 800589c:	50000100 	.word	0x50000100
 80058a0:	50000700 	.word	0x50000700
 80058a4:	2000004c 	.word	0x2000004c
 80058a8:	053e2d63 	.word	0x053e2d63
 80058ac:	50000300 	.word	0x50000300

080058b0 <HAL_ADC_Start_IT>:
{
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058b4:	6803      	ldr	r3, [r0, #0]
 80058b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058ba:	f000 8084 	beq.w	80059c6 <HAL_ADC_Start_IT+0x116>
 80058be:	4a6b      	ldr	r2, [pc, #428]	@ (8005a6c <HAL_ADC_Start_IT+0x1bc>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d07d      	beq.n	80059c0 <HAL_ADC_Start_IT+0x110>
 80058c4:	4a6a      	ldr	r2, [pc, #424]	@ (8005a70 <HAL_ADC_Start_IT+0x1c0>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80058c6:	6895      	ldr	r5, [r2, #8]
 80058c8:	f005 051f 	and.w	r5, r5, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f013 0f04 	tst.w	r3, #4
 80058d2:	f040 80c7 	bne.w	8005a64 <HAL_ADC_Start_IT+0x1b4>
    __HAL_LOCK(hadc);
 80058d6:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 80058da:	2b01      	cmp	r3, #1
 80058dc:	f000 80c4 	beq.w	8005a68 <HAL_ADC_Start_IT+0x1b8>
 80058e0:	2301      	movs	r3, #1
 80058e2:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
    tmp_hal_status = ADC_Enable(hadc);
 80058e6:	4620      	mov	r0, r4
 80058e8:	f7ff ff66 	bl	80057b8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80058ec:	2800      	cmp	r0, #0
 80058ee:	f040 80b5 	bne.w	8005a5c <HAL_ADC_Start_IT+0x1ac>
      ADC_STATE_CLR_SET(hadc->State,
 80058f2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80058f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80058f8:	f023 0301 	bic.w	r3, r3, #1
 80058fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005900:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005902:	6823      	ldr	r3, [r4, #0]
 8005904:	4a59      	ldr	r2, [pc, #356]	@ (8005a6c <HAL_ADC_Start_IT+0x1bc>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d062      	beq.n	80059d0 <HAL_ADC_Start_IT+0x120>
 800590a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800590e:	4293      	cmp	r3, r2
 8005910:	d05b      	beq.n	80059ca <HAL_ADC_Start_IT+0x11a>
 8005912:	461a      	mov	r2, r3
 8005914:	4293      	cmp	r3, r2
 8005916:	d000      	beq.n	800591a <HAL_ADC_Start_IT+0x6a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005918:	b91d      	cbnz	r5, 8005922 <HAL_ADC_Start_IT+0x72>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800591a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800591c:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8005920:	65e2      	str	r2, [r4, #92]	@ 0x5c
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005922:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005924:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8005928:	d055      	beq.n	80059d6 <HAL_ADC_Start_IT+0x126>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800592a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800592c:	f022 0206 	bic.w	r2, r2, #6
 8005930:	6622      	str	r2, [r4, #96]	@ 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005932:	221c      	movs	r2, #28
 8005934:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8005936:	2300      	movs	r3, #0
 8005938:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800593c:	6822      	ldr	r2, [r4, #0]
 800593e:	6853      	ldr	r3, [r2, #4]
 8005940:	f023 031c 	bic.w	r3, r3, #28
 8005944:	6053      	str	r3, [r2, #4]
      switch (hadc->Init.EOCSelection)
 8005946:	69a3      	ldr	r3, [r4, #24]
 8005948:	2b08      	cmp	r3, #8
 800594a:	d047      	beq.n	80059dc <HAL_ADC_Start_IT+0x12c>
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800594c:	6822      	ldr	r2, [r4, #0]
 800594e:	6853      	ldr	r3, [r2, #4]
 8005950:	f043 0304 	orr.w	r3, r3, #4
 8005954:	6053      	str	r3, [r2, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005956:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005958:	b923      	cbnz	r3, 8005964 <HAL_ADC_Start_IT+0xb4>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800595a:	6822      	ldr	r2, [r4, #0]
 800595c:	6853      	ldr	r3, [r2, #4]
 800595e:	f043 0310 	orr.w	r3, r3, #16
 8005962:	6053      	str	r3, [r2, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005964:	6823      	ldr	r3, [r4, #0]
 8005966:	4a41      	ldr	r2, [pc, #260]	@ (8005a6c <HAL_ADC_Start_IT+0x1bc>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d040      	beq.n	80059ee <HAL_ADC_Start_IT+0x13e>
 800596c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005970:	4293      	cmp	r3, r2
 8005972:	d039      	beq.n	80059e8 <HAL_ADC_Start_IT+0x138>
 8005974:	461a      	mov	r2, r3
 8005976:	4293      	cmp	r3, r2
 8005978:	d03c      	beq.n	80059f4 <HAL_ADC_Start_IT+0x144>
 800597a:	2d09      	cmp	r5, #9
 800597c:	d805      	bhi.n	800598a <HAL_ADC_Start_IT+0xda>
 800597e:	f240 2121 	movw	r1, #545	@ 0x221
 8005982:	40e9      	lsrs	r1, r5
 8005984:	f011 0f01 	tst.w	r1, #1
 8005988:	d134      	bne.n	80059f4 <HAL_ADC_Start_IT+0x144>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800598a:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 800598c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8005990:	65e1      	str	r1, [r4, #92]	@ 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005992:	68d2      	ldr	r2, [r2, #12]
 8005994:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8005998:	d065      	beq.n	8005a66 <HAL_ADC_Start_IT+0x1b6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800599a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800599c:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80059a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80059a4:	65e2      	str	r2, [r4, #92]	@ 0x5c
          switch (hadc->Init.EOCSelection)
 80059a6:	69a2      	ldr	r2, [r4, #24]
 80059a8:	2a08      	cmp	r2, #8
 80059aa:	d04d      	beq.n	8005a48 <HAL_ADC_Start_IT+0x198>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059b2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80059b4:	6822      	ldr	r2, [r4, #0]
 80059b6:	6853      	ldr	r3, [r2, #4]
 80059b8:	f043 0320 	orr.w	r3, r3, #32
 80059bc:	6053      	str	r3, [r2, #4]
              break;
 80059be:	e052      	b.n	8005a66 <HAL_ADC_Start_IT+0x1b6>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059c0:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 80059c4:	e77f      	b.n	80058c6 <HAL_ADC_Start_IT+0x16>
 80059c6:	4a2b      	ldr	r2, [pc, #172]	@ (8005a74 <HAL_ADC_Start_IT+0x1c4>)
 80059c8:	e77d      	b.n	80058c6 <HAL_ADC_Start_IT+0x16>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80059ca:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 80059ce:	e7a1      	b.n	8005914 <HAL_ADC_Start_IT+0x64>
 80059d0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80059d4:	e79e      	b.n	8005914 <HAL_ADC_Start_IT+0x64>
        ADC_CLEAR_ERRORCODE(hadc);
 80059d6:	2200      	movs	r2, #0
 80059d8:	6622      	str	r2, [r4, #96]	@ 0x60
 80059da:	e7aa      	b.n	8005932 <HAL_ADC_Start_IT+0x82>
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80059dc:	6822      	ldr	r2, [r4, #0]
 80059de:	6853      	ldr	r3, [r2, #4]
 80059e0:	f043 0308 	orr.w	r3, r3, #8
 80059e4:	6053      	str	r3, [r2, #4]
          break;
 80059e6:	e7b6      	b.n	8005956 <HAL_ADC_Start_IT+0xa6>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80059e8:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 80059ec:	e7c3      	b.n	8005976 <HAL_ADC_Start_IT+0xc6>
 80059ee:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80059f2:	e7c0      	b.n	8005976 <HAL_ADC_Start_IT+0xc6>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80059f4:	68da      	ldr	r2, [r3, #12]
 80059f6:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80059fa:	d011      	beq.n	8005a20 <HAL_ADC_Start_IT+0x170>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80059fc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80059fe:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8005a02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005a06:	65e2      	str	r2, [r4, #92]	@ 0x5c
          switch (hadc->Init.EOCSelection)
 8005a08:	69a2      	ldr	r2, [r4, #24]
 8005a0a:	2a08      	cmp	r2, #8
 8005a0c:	d012      	beq.n	8005a34 <HAL_ADC_Start_IT+0x184>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a14:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8005a16:	6822      	ldr	r2, [r4, #0]
 8005a18:	6853      	ldr	r3, [r2, #4]
 8005a1a:	f043 0320 	orr.w	r3, r3, #32
 8005a1e:	6053      	str	r3, [r2, #4]
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005a20:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005a22:	6893      	ldr	r3, [r2, #8]
 8005a24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005a2c:	f043 0304 	orr.w	r3, r3, #4
 8005a30:	6093      	str	r3, [r2, #8]
}
 8005a32:	e018      	b.n	8005a66 <HAL_ADC_Start_IT+0x1b6>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	f022 0220 	bic.w	r2, r2, #32
 8005a3a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8005a3c:	6822      	ldr	r2, [r4, #0]
 8005a3e:	6853      	ldr	r3, [r2, #4]
 8005a40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a44:	6053      	str	r3, [r2, #4]
              break;
 8005a46:	e7eb      	b.n	8005a20 <HAL_ADC_Start_IT+0x170>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005a48:	685a      	ldr	r2, [r3, #4]
 8005a4a:	f022 0220 	bic.w	r2, r2, #32
 8005a4e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8005a50:	6822      	ldr	r2, [r4, #0]
 8005a52:	6853      	ldr	r3, [r2, #4]
 8005a54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a58:	6053      	str	r3, [r2, #4]
              break;
 8005a5a:	e004      	b.n	8005a66 <HAL_ADC_Start_IT+0x1b6>
      __HAL_UNLOCK(hadc);
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
 8005a62:	e000      	b.n	8005a66 <HAL_ADC_Start_IT+0x1b6>
    tmp_hal_status = HAL_BUSY;
 8005a64:	2002      	movs	r0, #2
}
 8005a66:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 8005a68:	2002      	movs	r0, #2
 8005a6a:	e7fc      	b.n	8005a66 <HAL_ADC_Start_IT+0x1b6>
 8005a6c:	50000100 	.word	0x50000100
 8005a70:	50000700 	.word	0x50000700
 8005a74:	50000300 	.word	0x50000300

08005a78 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005a78:	b538      	push	{r3, r4, r5, lr}
 8005a7a:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005a7c:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005a7e:	6893      	ldr	r3, [r2, #8]
 8005a80:	f013 0302 	ands.w	r3, r3, #2
 8005a84:	d000      	beq.n	8005a88 <ADC_Disable+0x10>
 8005a86:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005a88:	6891      	ldr	r1, [r2, #8]
 8005a8a:	f011 0f01 	tst.w	r1, #1
 8005a8e:	d039      	beq.n	8005b04 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d139      	bne.n	8005b08 <ADC_Disable+0x90>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005a94:	6893      	ldr	r3, [r2, #8]
 8005a96:	f003 030d 	and.w	r3, r3, #13
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d009      	beq.n	8005ab2 <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a9e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005aa0:	f043 0310 	orr.w	r3, r3, #16
 8005aa4:	65e3      	str	r3, [r4, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aa6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005aa8:	f043 0301 	orr.w	r3, r3, #1
 8005aac:	6623      	str	r3, [r4, #96]	@ 0x60

      return HAL_ERROR;
 8005aae:	2001      	movs	r0, #1
 8005ab0:	e029      	b.n	8005b06 <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 8005ab2:	6893      	ldr	r3, [r2, #8]
 8005ab4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ab8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005abc:	f043 0302 	orr.w	r3, r3, #2
 8005ac0:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	2203      	movs	r2, #3
 8005ac6:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005ac8:	f7ff f90c 	bl	8004ce4 <HAL_GetTick>
 8005acc:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005ace:	6823      	ldr	r3, [r4, #0]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f013 0f01 	tst.w	r3, #1
 8005ad6:	d013      	beq.n	8005b00 <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005ad8:	f7ff f904 	bl	8004ce4 <HAL_GetTick>
 8005adc:	1b40      	subs	r0, r0, r5
 8005ade:	2802      	cmp	r0, #2
 8005ae0:	d9f5      	bls.n	8005ace <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005ae2:	6823      	ldr	r3, [r4, #0]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f013 0f01 	tst.w	r3, #1
 8005aea:	d0f0      	beq.n	8005ace <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005aec:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005aee:	f043 0310 	orr.w	r3, r3, #16
 8005af2:	65e3      	str	r3, [r4, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005af4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005af6:	f043 0301 	orr.w	r3, r3, #1
 8005afa:	6623      	str	r3, [r4, #96]	@ 0x60

          return HAL_ERROR;
 8005afc:	2001      	movs	r0, #1
 8005afe:	e002      	b.n	8005b06 <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005b00:	2000      	movs	r0, #0
 8005b02:	e000      	b.n	8005b06 <ADC_Disable+0x8e>
 8005b04:	2000      	movs	r0, #0
}
 8005b06:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8005b08:	2000      	movs	r0, #0
 8005b0a:	e7fc      	b.n	8005b06 <ADC_Disable+0x8e>

08005b0c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005b0c:	b530      	push	{r4, r5, lr}
 8005b0e:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005b10:	2300      	movs	r3, #0
 8005b12:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b14:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d041      	beq.n	8005ba0 <HAL_ADCEx_Calibration_Start+0x94>
 8005b1c:	4604      	mov	r4, r0
 8005b1e:	460d      	mov	r5, r1
 8005b20:	2301      	movs	r3, #1
 8005b22:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005b26:	f7ff ffa7 	bl	8005a78 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005b2a:	bb80      	cbnz	r0, 8005b8e <HAL_ADCEx_Calibration_Start+0x82>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b2c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005b2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005b32:	f023 0302 	bic.w	r3, r3, #2
 8005b36:	f043 0302 	orr.w	r3, r3, #2
 8005b3a:	65e3      	str	r3, [r4, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005b3c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005b3e:	6893      	ldr	r3, [r2, #8]
 8005b40:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005b44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005b48:	f005 4580 	and.w	r5, r5, #1073741824	@ 0x40000000
 8005b4c:	432b      	orrs	r3, r5
 8005b4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005b52:	6093      	str	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005b54:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	db06      	blt.n	8005b6a <HAL_ADCEx_Calibration_Start+0x5e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b5c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005b5e:	f023 0303 	bic.w	r3, r3, #3
 8005b62:	f043 0301 	orr.w	r3, r3, #1
 8005b66:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8005b68:	e015      	b.n	8005b96 <HAL_ADCEx_Calibration_Start+0x8a>
      wait_loop_index++;
 8005b6a:	9b01      	ldr	r3, [sp, #4]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005b70:	9a01      	ldr	r2, [sp, #4]
 8005b72:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba4 <HAL_ADCEx_Calibration_Start+0x98>)
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d9ed      	bls.n	8005b54 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8005b78:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005b7a:	f023 0312 	bic.w	r3, r3, #18
 8005b7e:	f043 0310 	orr.w	r3, r3, #16
 8005b82:	65e3      	str	r3, [r4, #92]	@ 0x5c
        __HAL_UNLOCK(hadc);
 8005b84:	2300      	movs	r3, #0
 8005b86:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
        return HAL_ERROR;
 8005b8a:	2001      	movs	r0, #1
 8005b8c:	e006      	b.n	8005b9c <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b8e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005b90:	f043 0310 	orr.w	r3, r3, #16
 8005b94:	65e3      	str	r3, [r4, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b96:	2300      	movs	r3, #0
 8005b98:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8005b9c:	b003      	add	sp, #12
 8005b9e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 8005ba0:	2002      	movs	r0, #2
 8005ba2:	e7fb      	b.n	8005b9c <HAL_ADCEx_Calibration_Start+0x90>
 8005ba4:	0004de01 	.word	0x0004de01

08005ba8 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005ba8:	4770      	bx	lr

08005baa <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005baa:	4770      	bx	lr

08005bac <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005bac:	4770      	bx	lr

08005bae <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005bae:	4770      	bx	lr

08005bb0 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005bb0:	4770      	bx	lr
	...

08005bb4 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005bb4:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8005bb8:	2a01      	cmp	r2, #1
 8005bba:	f000 80d6 	beq.w	8005d6a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
{
 8005bbe:	b410      	push	{r4}
 8005bc0:	b09d      	sub	sp, #116	@ 0x74
 8005bc2:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f880 2058 	strb.w	r2, [r0, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005bca:	2200      	movs	r2, #0
 8005bcc:	9218      	str	r2, [sp, #96]	@ 0x60
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005bce:	9219      	str	r2, [sp, #100]	@ 0x64

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005bd0:	6800      	ldr	r0, [r0, #0]
 8005bd2:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
 8005bd6:	d047      	beq.n	8005c68 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8005bd8:	4a65      	ldr	r2, [pc, #404]	@ (8005d70 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005bda:	4290      	cmp	r0, r2
 8005bdc:	d047      	beq.n	8005c6e <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8005bde:	2200      	movs	r2, #0
 8005be0:	9201      	str	r2, [sp, #4]

  if (tmp_hadc_slave.Instance == NULL)
 8005be2:	9a01      	ldr	r2, [sp, #4]
 8005be4:	2a00      	cmp	r2, #0
 8005be6:	d046      	beq.n	8005c76 <HAL_ADCEx_MultiModeConfigChannel+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005be8:	6892      	ldr	r2, [r2, #8]
 8005bea:	f012 0204 	ands.w	r2, r2, #4
 8005bee:	d000      	beq.n	8005bf2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	6884      	ldr	r4, [r0, #8]
 8005bf4:	f014 0f04 	tst.w	r4, #4
 8005bf8:	f040 80a7 	bne.w	8005d4a <HAL_ADCEx_MultiModeConfigChannel+0x196>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005bfc:	2a00      	cmp	r2, #0
 8005bfe:	f040 80a4 	bne.w	8005d4a <HAL_ADCEx_MultiModeConfigChannel+0x196>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005c02:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
 8005c06:	d042      	beq.n	8005c8e <HAL_ADCEx_MultiModeConfigChannel+0xda>
 8005c08:	4a5a      	ldr	r2, [pc, #360]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005c0a:	4290      	cmp	r0, r2
 8005c0c:	d03c      	beq.n	8005c88 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8005c0e:	4a5a      	ldr	r2, [pc, #360]	@ (8005d78 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005c10:	6808      	ldr	r0, [r1, #0]
 8005c12:	2800      	cmp	r0, #0
 8005c14:	d05c      	beq.n	8005cd0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005c16:	6890      	ldr	r0, [r2, #8]
 8005c18:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 8005c1c:	684c      	ldr	r4, [r1, #4]
 8005c1e:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 8005c22:	ea44 344c 	orr.w	r4, r4, ip, lsl #13
 8005c26:	4320      	orrs	r0, r4
 8005c28:	6090      	str	r0, [r2, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c2a:	6818      	ldr	r0, [r3, #0]
 8005c2c:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
 8005c30:	d02f      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0xde>
 8005c32:	4c50      	ldr	r4, [pc, #320]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005c34:	42a0      	cmp	r0, r4
 8005c36:	d02c      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c38:	484d      	ldr	r0, [pc, #308]	@ (8005d70 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005c3a:	6884      	ldr	r4, [r0, #8]
 8005c3c:	f014 0401 	ands.w	r4, r4, #1
 8005c40:	d000      	beq.n	8005c44 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 8005c42:	2401      	movs	r4, #1
 8005c44:	484d      	ldr	r0, [pc, #308]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8005c46:	6880      	ldr	r0, [r0, #8]
 8005c48:	f010 0001 	ands.w	r0, r0, #1
 8005c4c:	d000      	beq.n	8005c50 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8005c4e:	2001      	movs	r0, #1
 8005c50:	4320      	orrs	r0, r4
 8005c52:	4c4b      	ldr	r4, [pc, #300]	@ (8005d80 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8005c54:	68a4      	ldr	r4, [r4, #8]
 8005c56:	f014 0401 	ands.w	r4, r4, #1
 8005c5a:	d000      	beq.n	8005c5e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8005c5c:	2401      	movs	r4, #1
 8005c5e:	4320      	orrs	r0, r4
 8005c60:	bf0c      	ite	eq
 8005c62:	2001      	moveq	r0, #1
 8005c64:	2000      	movne	r0, #0
 8005c66:	e025      	b.n	8005cb4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005c68:	4a42      	ldr	r2, [pc, #264]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005c6a:	9201      	str	r2, [sp, #4]
 8005c6c:	e7b9      	b.n	8005be2 <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 8005c6e:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8005c72:	9201      	str	r2, [sp, #4]
 8005c74:	e7b5      	b.n	8005be2 <HAL_ADCEx_MultiModeConfigChannel+0x2e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005c78:	f042 0220 	orr.w	r2, r2, #32
 8005c7c:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_UNLOCK(hadc);
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    return HAL_ERROR;
 8005c84:	2001      	movs	r0, #1
 8005c86:	e068      	b.n	8005d5a <HAL_ADCEx_MultiModeConfigChannel+0x1a6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005c88:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8005c8c:	e7c0      	b.n	8005c10 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8005c8e:	4a3d      	ldr	r2, [pc, #244]	@ (8005d84 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005c90:	e7be      	b.n	8005c10 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8005c92:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005c96:	6884      	ldr	r4, [r0, #8]
 8005c98:	f014 0401 	ands.w	r4, r4, #1
 8005c9c:	d000      	beq.n	8005ca0 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8005c9e:	2401      	movs	r4, #1
 8005ca0:	4834      	ldr	r0, [pc, #208]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005ca2:	6880      	ldr	r0, [r0, #8]
 8005ca4:	f010 0001 	ands.w	r0, r0, #1
 8005ca8:	d000      	beq.n	8005cac <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8005caa:	2001      	movs	r0, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005cac:	4320      	orrs	r0, r4
 8005cae:	bf0c      	ite	eq
 8005cb0:	2001      	moveq	r0, #1
 8005cb2:	2000      	movne	r0, #0
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	d054      	beq.n	8005d62 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005cb8:	6890      	ldr	r0, [r2, #8]
 8005cba:	f420 6071 	bic.w	r0, r0, #3856	@ 0xf10
 8005cbe:	f020 000f 	bic.w	r0, r0, #15
 8005cc2:	680c      	ldr	r4, [r1, #0]
 8005cc4:	6889      	ldr	r1, [r1, #8]
 8005cc6:	4321      	orrs	r1, r4
 8005cc8:	4308      	orrs	r0, r1
 8005cca:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ccc:	2000      	movs	r0, #0
 8005cce:	e041      	b.n	8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005cd0:	6891      	ldr	r1, [r2, #8]
 8005cd2:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005cd6:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005cd8:	6819      	ldr	r1, [r3, #0]
 8005cda:	f1b1 4fa0 	cmp.w	r1, #1342177280	@ 0x50000000
 8005cde:	d01a      	beq.n	8005d16 <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8005ce0:	4824      	ldr	r0, [pc, #144]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005ce2:	4281      	cmp	r1, r0
 8005ce4:	d017      	beq.n	8005d16 <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8005ce6:	4922      	ldr	r1, [pc, #136]	@ (8005d70 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005ce8:	6888      	ldr	r0, [r1, #8]
 8005cea:	f010 0001 	ands.w	r0, r0, #1
 8005cee:	d000      	beq.n	8005cf2 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8005cf0:	2001      	movs	r0, #1
 8005cf2:	4922      	ldr	r1, [pc, #136]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8005cf4:	6889      	ldr	r1, [r1, #8]
 8005cf6:	f011 0101 	ands.w	r1, r1, #1
 8005cfa:	d000      	beq.n	8005cfe <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 8005cfc:	2101      	movs	r1, #1
 8005cfe:	4301      	orrs	r1, r0
 8005d00:	481f      	ldr	r0, [pc, #124]	@ (8005d80 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8005d02:	6880      	ldr	r0, [r0, #8]
 8005d04:	f010 0001 	ands.w	r0, r0, #1
 8005d08:	d000      	beq.n	8005d0c <HAL_ADCEx_MultiModeConfigChannel+0x158>
 8005d0a:	2001      	movs	r0, #1
 8005d0c:	4301      	orrs	r1, r0
 8005d0e:	bf0c      	ite	eq
 8005d10:	2101      	moveq	r1, #1
 8005d12:	2100      	movne	r1, #0
 8005d14:	e010      	b.n	8005d38 <HAL_ADCEx_MultiModeConfigChannel+0x184>
 8005d16:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8005d1a:	6888      	ldr	r0, [r1, #8]
 8005d1c:	f010 0001 	ands.w	r0, r0, #1
 8005d20:	d000      	beq.n	8005d24 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005d22:	2001      	movs	r0, #1
 8005d24:	4913      	ldr	r1, [pc, #76]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005d26:	6889      	ldr	r1, [r1, #8]
 8005d28:	f011 0101 	ands.w	r1, r1, #1
 8005d2c:	d000      	beq.n	8005d30 <HAL_ADCEx_MultiModeConfigChannel+0x17c>
 8005d2e:	2101      	movs	r1, #1
 8005d30:	4301      	orrs	r1, r0
 8005d32:	bf0c      	ite	eq
 8005d34:	2101      	moveq	r1, #1
 8005d36:	2100      	movne	r1, #0
 8005d38:	b1a9      	cbz	r1, 8005d66 <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005d3a:	6891      	ldr	r1, [r2, #8]
 8005d3c:	f421 6171 	bic.w	r1, r1, #3856	@ 0xf10
 8005d40:	f021 010f 	bic.w	r1, r1, #15
 8005d44:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d46:	2000      	movs	r0, #0
 8005d48:	e004      	b.n	8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d4c:	f042 0220 	orr.w	r2, r2, #32
 8005d50:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005d52:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8005d5a:	b01d      	add	sp, #116	@ 0x74
 8005d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d60:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d62:	2000      	movs	r0, #0
 8005d64:	e7f6      	b.n	8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
 8005d66:	2000      	movs	r0, #0
 8005d68:	e7f4      	b.n	8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  __HAL_LOCK(hadc);
 8005d6a:	2002      	movs	r0, #2
}
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	50000400 	.word	0x50000400
 8005d74:	50000100 	.word	0x50000100
 8005d78:	50000700 	.word	0x50000700
 8005d7c:	50000500 	.word	0x50000500
 8005d80:	50000600 	.word	0x50000600
 8005d84:	50000300 	.word	0x50000300

08005d88 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	db07      	blt.n	8005d9c <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d8c:	f000 021f 	and.w	r2, r0, #31
 8005d90:	0940      	lsrs	r0, r0, #5
 8005d92:	2301      	movs	r3, #1
 8005d94:	4093      	lsls	r3, r2
 8005d96:	4a02      	ldr	r2, [pc, #8]	@ (8005da0 <__NVIC_EnableIRQ+0x18>)
 8005d98:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	e000e100 	.word	0xe000e100

08005da4 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8005da4:	2800      	cmp	r0, #0
 8005da6:	db0c      	blt.n	8005dc2 <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005da8:	f000 021f 	and.w	r2, r0, #31
 8005dac:	0940      	lsrs	r0, r0, #5
 8005dae:	2301      	movs	r3, #1
 8005db0:	4093      	lsls	r3, r2
 8005db2:	3020      	adds	r0, #32
 8005db4:	4a03      	ldr	r2, [pc, #12]	@ (8005dc4 <__NVIC_DisableIRQ+0x20>)
 8005db6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005dba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005dbe:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8005dc2:	4770      	bx	lr
 8005dc4:	e000e100 	.word	0xe000e100

08005dc8 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	db08      	blt.n	8005dde <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dcc:	0109      	lsls	r1, r1, #4
 8005dce:	b2c9      	uxtb	r1, r1
 8005dd0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8005dd4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8005dd8:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8005ddc:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dde:	f000 000f 	and.w	r0, r0, #15
 8005de2:	0109      	lsls	r1, r1, #4
 8005de4:	b2c9      	uxtb	r1, r1
 8005de6:	4b01      	ldr	r3, [pc, #4]	@ (8005dec <__NVIC_SetPriority+0x24>)
 8005de8:	5419      	strb	r1, [r3, r0]
  }
}
 8005dea:	4770      	bx	lr
 8005dec:	e000ed14 	.word	0xe000ed14

08005df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005df0:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005df2:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005df6:	f1c0 0c07 	rsb	ip, r0, #7
 8005dfa:	f1bc 0f04 	cmp.w	ip, #4
 8005dfe:	bf28      	it	cs
 8005e00:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e04:	1d03      	adds	r3, r0, #4
 8005e06:	2b06      	cmp	r3, #6
 8005e08:	d90f      	bls.n	8005e2a <NVIC_EncodePriority+0x3a>
 8005e0a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e0c:	f04f 3eff 	mov.w	lr, #4294967295
 8005e10:	fa0e f00c 	lsl.w	r0, lr, ip
 8005e14:	ea21 0100 	bic.w	r1, r1, r0
 8005e18:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e1a:	fa0e fe03 	lsl.w	lr, lr, r3
 8005e1e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8005e22:	ea41 0002 	orr.w	r0, r1, r2
 8005e26:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e7ee      	b.n	8005e0c <NVIC_EncodePriority+0x1c>
	...

08005e30 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e30:	4a07      	ldr	r2, [pc, #28]	@ (8005e50 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005e32:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e34:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005e38:	041b      	lsls	r3, r3, #16
 8005e3a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e3c:	0200      	lsls	r0, r0, #8
 8005e3e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e42:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8005e44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005e48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8005e4c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005e4e:	4770      	bx	lr
 8005e50:	e000ed00 	.word	0xe000ed00

08005e54 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e54:	b510      	push	{r4, lr}
 8005e56:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e58:	4b05      	ldr	r3, [pc, #20]	@ (8005e70 <HAL_NVIC_SetPriority+0x1c>)
 8005e5a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e5c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8005e60:	f7ff ffc6 	bl	8005df0 <NVIC_EncodePriority>
 8005e64:	4601      	mov	r1, r0
 8005e66:	4620      	mov	r0, r4
 8005e68:	f7ff ffae 	bl	8005dc8 <__NVIC_SetPriority>
}
 8005e6c:	bd10      	pop	{r4, pc}
 8005e6e:	bf00      	nop
 8005e70:	e000ed00 	.word	0xe000ed00

08005e74 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e74:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e76:	f7ff ff87 	bl	8005d88 <__NVIC_EnableIRQ>
}
 8005e7a:	bd08      	pop	{r3, pc}

08005e7c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005e7c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005e7e:	f7ff ff91 	bl	8005da4 <__NVIC_DisableIRQ>
}
 8005e82:	bd08      	pop	{r3, pc}

08005e84 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e84:	3801      	subs	r0, #1
 8005e86:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8005e8a:	d20b      	bcs.n	8005ea4 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e8c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005e90:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e92:	4a05      	ldr	r2, [pc, #20]	@ (8005ea8 <HAL_SYSTICK_Config+0x24>)
 8005e94:	21f0      	movs	r1, #240	@ 0xf0
 8005e96:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e9a:	2000      	movs	r0, #0
 8005e9c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e9e:	2207      	movs	r2, #7
 8005ea0:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ea2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005ea4:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005ea6:	4770      	bx	lr
 8005ea8:	e000ed00 	.word	0xe000ed00

08005eac <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005eac:	b170      	cbz	r0, 8005ecc <HAL_DAC_Init+0x20>
{
 8005eae:	b510      	push	{r4, lr}
 8005eb0:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005eb2:	7903      	ldrb	r3, [r0, #4]
 8005eb4:	b133      	cbz	r3, 8005ec4 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005eb6:	2302      	movs	r3, #2
 8005eb8:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005eba:	2000      	movs	r0, #0
 8005ebc:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8005ec2:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8005ec4:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005ec6:	f7fe f80d 	bl	8003ee4 <HAL_DAC_MspInit>
 8005eca:	e7f4      	b.n	8005eb6 <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8005ecc:	2001      	movs	r0, #1
}
 8005ece:	4770      	bx	lr

08005ed0 <HAL_DAC_Start>:
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	d040      	beq.n	8005f56 <HAL_DAC_Start+0x86>
 8005ed4:	4602      	mov	r2, r0

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ed6:	7943      	ldrb	r3, [r0, #5]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d03e      	beq.n	8005f5a <HAL_DAC_Start+0x8a>
{
 8005edc:	b430      	push	{r4, r5}
 8005ede:	b082      	sub	sp, #8
  __HAL_LOCK(hdac);
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005ee4:	2002      	movs	r0, #2
 8005ee6:	7110      	strb	r0, [r2, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005ee8:	6815      	ldr	r5, [r2, #0]
 8005eea:	682c      	ldr	r4, [r5, #0]
 8005eec:	f001 0010 	and.w	r0, r1, #16
 8005ef0:	4083      	lsls	r3, r0
 8005ef2:	4323      	orrs	r3, r4
 8005ef4:	602b      	str	r3, [r5, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8005f60 <HAL_DAC_Start+0x90>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	099b      	lsrs	r3, r3, #6
 8005efc:	4c19      	ldr	r4, [pc, #100]	@ (8005f64 <HAL_DAC_Start+0x94>)
 8005efe:	fba4 4303 	umull	r4, r3, r4, r3
 8005f02:	099b      	lsrs	r3, r3, #6
 8005f04:	3301      	adds	r3, #1
 8005f06:	9301      	str	r3, [sp, #4]
  while (wait_loop_index != 0UL)
 8005f08:	e002      	b.n	8005f10 <HAL_DAC_Start+0x40>
  {
    wait_loop_index--;
 8005f0a:	9b01      	ldr	r3, [sp, #4]
 8005f0c:	3b01      	subs	r3, #1
 8005f0e:	9301      	str	r3, [sp, #4]
  while (wait_loop_index != 0UL)
 8005f10:	9b01      	ldr	r3, [sp, #4]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1f9      	bne.n	8005f0a <HAL_DAC_Start+0x3a>
  }

  if (Channel == DAC_CHANNEL_1)
 8005f16:	b989      	cbnz	r1, 8005f3c <HAL_DAC_Start+0x6c>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005f18:	6811      	ldr	r1, [r2, #0]
 8005f1a:	680b      	ldr	r3, [r1, #0]
 8005f1c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d006      	beq.n	8005f32 <HAL_DAC_Start+0x62>
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005f24:	2301      	movs	r3, #1
 8005f26:	7113      	strb	r3, [r2, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005f28:	2000      	movs	r0, #0
 8005f2a:	7150      	strb	r0, [r2, #5]

  /* Return function status */
  return HAL_OK;
}
 8005f2c:	b002      	add	sp, #8
 8005f2e:	bc30      	pop	{r4, r5}
 8005f30:	4770      	bx	lr
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005f32:	684b      	ldr	r3, [r1, #4]
 8005f34:	f043 0301 	orr.w	r3, r3, #1
 8005f38:	604b      	str	r3, [r1, #4]
 8005f3a:	e7f3      	b.n	8005f24 <HAL_DAC_Start+0x54>
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005f3c:	6814      	ldr	r4, [r2, #0]
 8005f3e:	6821      	ldr	r1, [r4, #0]
 8005f40:	f401 1178 	and.w	r1, r1, #4063232	@ 0x3e0000
 8005f44:	2302      	movs	r3, #2
 8005f46:	4083      	lsls	r3, r0
 8005f48:	4299      	cmp	r1, r3
 8005f4a:	d1eb      	bne.n	8005f24 <HAL_DAC_Start+0x54>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005f4c:	6863      	ldr	r3, [r4, #4]
 8005f4e:	f043 0302 	orr.w	r3, r3, #2
 8005f52:	6063      	str	r3, [r4, #4]
 8005f54:	e7e6      	b.n	8005f24 <HAL_DAC_Start+0x54>
    return HAL_ERROR;
 8005f56:	2001      	movs	r0, #1
 8005f58:	4770      	bx	lr
  __HAL_LOCK(hdac);
 8005f5a:	2002      	movs	r0, #2
}
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	2000004c 	.word	0x2000004c
 8005f64:	053e2d63 	.word	0x053e2d63

08005f68 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005f68:	b410      	push	{r4}
 8005f6a:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 8005f6c:	2400      	movs	r4, #0
 8005f6e:	9401      	str	r4, [sp, #4]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005f70:	b198      	cbz	r0, 8005f9a <HAL_DAC_SetValue+0x32>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005f72:	6800      	ldr	r0, [r0, #0]
 8005f74:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005f76:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8005f78:	b951      	cbnz	r1, 8005f90 <HAL_DAC_SetValue+0x28>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005f7a:	9901      	ldr	r1, [sp, #4]
 8005f7c:	440a      	add	r2, r1
 8005f7e:	3208      	adds	r2, #8
 8005f80:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005f82:	9a01      	ldr	r2, [sp, #4]
 8005f84:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005f86:	2000      	movs	r0, #0
}
 8005f88:	b003      	add	sp, #12
 8005f8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f8e:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005f90:	9901      	ldr	r1, [sp, #4]
 8005f92:	440a      	add	r2, r1
 8005f94:	3214      	adds	r2, #20
 8005f96:	9201      	str	r2, [sp, #4]
 8005f98:	e7f3      	b.n	8005f82 <HAL_DAC_SetValue+0x1a>
    return HAL_ERROR;
 8005f9a:	2001      	movs	r0, #1
 8005f9c:	e7f4      	b.n	8005f88 <HAL_DAC_SetValue+0x20>

08005f9e <HAL_DAC_DMAUnderrunCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_DAC_IRQHandler>:
{
 8005fa0:	b570      	push	{r4, r5, r6, lr}
 8005fa2:	4604      	mov	r4, r0
  uint32_t itsource = hdac->Instance->CR;
 8005fa4:	6803      	ldr	r3, [r0, #0]
 8005fa6:	681d      	ldr	r5, [r3, #0]
  uint32_t itflag   = hdac->Instance->SR;
 8005fa8:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8005faa:	f415 5f00 	tst.w	r5, #8192	@ 0x2000
 8005fae:	d002      	beq.n	8005fb6 <HAL_DAC_IRQHandler+0x16>
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8005fb0:	f416 5f00 	tst.w	r6, #8192	@ 0x2000
 8005fb4:	d106      	bne.n	8005fc4 <HAL_DAC_IRQHandler+0x24>
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8005fb6:	f015 5f00 	tst.w	r5, #536870912	@ 0x20000000
 8005fba:	d002      	beq.n	8005fc2 <HAL_DAC_IRQHandler+0x22>
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8005fbc:	f016 5f00 	tst.w	r6, #536870912	@ 0x20000000
 8005fc0:	d111      	bne.n	8005fe6 <HAL_DAC_IRQHandler+0x46>
}
 8005fc2:	bd70      	pop	{r4, r5, r6, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8005fc4:	2204      	movs	r2, #4
 8005fc6:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005fc8:	6902      	ldr	r2, [r0, #16]
 8005fca:	f042 0201 	orr.w	r2, r2, #1
 8005fce:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005fd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005fd4:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8005fd6:	6802      	ldr	r2, [r0, #0]
 8005fd8:	6813      	ldr	r3, [r2, #0]
 8005fda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fde:	6013      	str	r3, [r2, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005fe0:	f7ff ffdd 	bl	8005f9e <HAL_DAC_DMAUnderrunCallbackCh1>
 8005fe4:	e7e7      	b.n	8005fb6 <HAL_DAC_IRQHandler+0x16>
      hdac->State = HAL_DAC_STATE_ERROR;
 8005fe6:	2304      	movs	r3, #4
 8005fe8:	7123      	strb	r3, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005fea:	6923      	ldr	r3, [r4, #16]
 8005fec:	f043 0302 	orr.w	r3, r3, #2
 8005ff0:	6123      	str	r3, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005ff2:	6823      	ldr	r3, [r4, #0]
 8005ff4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005ff8:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8005ffa:	6822      	ldr	r2, [r4, #0]
 8005ffc:	6813      	ldr	r3, [r2, #0]
 8005ffe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006002:	6013      	str	r3, [r2, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006004:	4620      	mov	r0, r4
 8006006:	f000 f903 	bl	8006210 <HAL_DACEx_DMAUnderrunCallbackCh2>
}
 800600a:	e7da      	b.n	8005fc2 <HAL_DAC_IRQHandler+0x22>

0800600c <HAL_DAC_ConfigChannel>:
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800600c:	2800      	cmp	r0, #0
 800600e:	f000 80f4 	beq.w	80061fa <HAL_DAC_ConfigChannel+0x1ee>
{
 8006012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006016:	460c      	mov	r4, r1
 8006018:	4615      	mov	r5, r2
 800601a:	4606      	mov	r6, r0
  if ((hdac == NULL) || (sConfig == NULL))
 800601c:	2900      	cmp	r1, #0
 800601e:	f000 80ee 	beq.w	80061fe <HAL_DAC_ConfigChannel+0x1f2>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006022:	7943      	ldrb	r3, [r0, #5]
 8006024:	2b01      	cmp	r3, #1
 8006026:	f000 80ec 	beq.w	8006202 <HAL_DAC_ConfigChannel+0x1f6>
 800602a:	2301      	movs	r3, #1
 800602c:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800602e:	2302      	movs	r3, #2
 8006030:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006032:	688b      	ldr	r3, [r1, #8]
 8006034:	2b04      	cmp	r3, #4
 8006036:	d016      	beq.n	8006066 <HAL_DAC_ConfigChannel+0x5a>
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006038:	69e3      	ldr	r3, [r4, #28]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d05e      	beq.n	80060fc <HAL_DAC_ConfigChannel+0xf0>
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800603e:	6833      	ldr	r3, [r6, #0]
 8006040:	6bdf      	ldr	r7, [r3, #60]	@ 0x3c
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006042:	f005 0510 	and.w	r5, r5, #16
 8006046:	2307      	movs	r3, #7
 8006048:	40ab      	lsls	r3, r5
 800604a:	ea27 0703 	bic.w	r7, r7, r3
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800604e:	69a3      	ldr	r3, [r4, #24]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d060      	beq.n	8006116 <HAL_DAC_ConfigChannel+0x10a>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006054:	2b02      	cmp	r3, #2
 8006056:	f000 80b8 	beq.w	80061ca <HAL_DAC_ConfigChannel+0x1be>
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800605a:	6963      	ldr	r3, [r4, #20]
 800605c:	2b00      	cmp	r3, #0
 800605e:	f040 80b6 	bne.w	80061ce <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006062:	2101      	movs	r1, #1
 8006064:	e058      	b.n	8006118 <HAL_DAC_ConfigChannel+0x10c>
    tickstart = HAL_GetTick();
 8006066:	f7fe fe3d 	bl	8004ce4 <HAL_GetTick>
 800606a:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 800606c:	b19d      	cbz	r5, 8006096 <HAL_DAC_ConfigChannel+0x8a>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800606e:	6833      	ldr	r3, [r6, #0]
 8006070:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006072:	2a00      	cmp	r2, #0
 8006074:	da3f      	bge.n	80060f6 <HAL_DAC_ConfigChannel+0xea>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006076:	f7fe fe35 	bl	8004ce4 <HAL_GetTick>
 800607a:	1bc0      	subs	r0, r0, r7
 800607c:	2801      	cmp	r0, #1
 800607e:	d9f6      	bls.n	800606e <HAL_DAC_ConfigChannel+0x62>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006080:	6833      	ldr	r3, [r6, #0]
 8006082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006084:	2b00      	cmp	r3, #0
 8006086:	daf2      	bge.n	800606e <HAL_DAC_ConfigChannel+0x62>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006088:	6933      	ldr	r3, [r6, #16]
 800608a:	f043 0308 	orr.w	r3, r3, #8
 800608e:	6133      	str	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006090:	2003      	movs	r0, #3
 8006092:	7130      	strb	r0, [r6, #4]
            return HAL_TIMEOUT;
 8006094:	e097      	b.n	80061c6 <HAL_DAC_ConfigChannel+0x1ba>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006096:	6833      	ldr	r3, [r6, #0]
 8006098:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800609a:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 800609e:	d010      	beq.n	80060c2 <HAL_DAC_ConfigChannel+0xb6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80060a0:	f7fe fe20 	bl	8004ce4 <HAL_GetTick>
 80060a4:	1bc0      	subs	r0, r0, r7
 80060a6:	2801      	cmp	r0, #1
 80060a8:	d9f5      	bls.n	8006096 <HAL_DAC_ConfigChannel+0x8a>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80060aa:	6833      	ldr	r3, [r6, #0]
 80060ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ae:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80060b2:	d0f0      	beq.n	8006096 <HAL_DAC_ConfigChannel+0x8a>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80060b4:	6933      	ldr	r3, [r6, #16]
 80060b6:	f043 0308 	orr.w	r3, r3, #8
 80060ba:	6133      	str	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80060bc:	2003      	movs	r0, #3
 80060be:	7130      	strb	r0, [r6, #4]
            return HAL_TIMEOUT;
 80060c0:	e081      	b.n	80061c6 <HAL_DAC_ConfigChannel+0x1ba>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80060c2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80060c4:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80060c6:	6830      	ldr	r0, [r6, #0]
 80060c8:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80060ca:	f005 0210 	and.w	r2, r5, #16
 80060ce:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80060d2:	4091      	lsls	r1, r2
 80060d4:	ea23 0301 	bic.w	r3, r3, r1
 80060d8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80060da:	4091      	lsls	r1, r2
 80060dc:	430b      	orrs	r3, r1
 80060de:	6483      	str	r3, [r0, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80060e0:	6830      	ldr	r0, [r6, #0]
 80060e2:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80060e4:	21ff      	movs	r1, #255	@ 0xff
 80060e6:	4091      	lsls	r1, r2
 80060e8:	ea23 0301 	bic.w	r3, r3, r1
 80060ec:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80060ee:	4091      	lsls	r1, r2
 80060f0:	430b      	orrs	r3, r1
 80060f2:	64c3      	str	r3, [r0, #76]	@ 0x4c
 80060f4:	e7a0      	b.n	8006038 <HAL_DAC_ConfigChannel+0x2c>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80060f6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80060f8:	645a      	str	r2, [r3, #68]	@ 0x44
 80060fa:	e7e4      	b.n	80060c6 <HAL_DAC_ConfigChannel+0xba>
    tmpreg1 = hdac->Instance->CCR;
 80060fc:	6831      	ldr	r1, [r6, #0]
 80060fe:	6b8a      	ldr	r2, [r1, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006100:	f005 0010 	and.w	r0, r5, #16
 8006104:	231f      	movs	r3, #31
 8006106:	4083      	lsls	r3, r0
 8006108:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800610c:	6a23      	ldr	r3, [r4, #32]
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800610e:	4083      	lsls	r3, r0
 8006110:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 8006112:	638b      	str	r3, [r1, #56]	@ 0x38
 8006114:	e793      	b.n	800603e <HAL_DAC_ConfigChannel+0x32>
    connectOnChip = 0x00000000UL;
 8006116:	2100      	movs	r1, #0
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006118:	68a3      	ldr	r3, [r4, #8]
 800611a:	6962      	ldr	r2, [r4, #20]
 800611c:	4313      	orrs	r3, r2
 800611e:	430b      	orrs	r3, r1
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006120:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006124:	40aa      	lsls	r2, r5
 8006126:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800612a:	7922      	ldrb	r2, [r4, #4]
 800612c:	2a01      	cmp	r2, #1
 800612e:	d050      	beq.n	80061d2 <HAL_DAC_ConfigChannel+0x1c6>
 8006130:	2200      	movs	r2, #0
 8006132:	4313      	orrs	r3, r2
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006134:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006138:	40aa      	lsls	r2, r5
 800613a:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800613e:	7962      	ldrb	r2, [r4, #5]
 8006140:	2a01      	cmp	r2, #1
 8006142:	d049      	beq.n	80061d8 <HAL_DAC_ConfigChannel+0x1cc>
 8006144:	f04f 0800 	mov.w	r8, #0
 8006148:	ea48 0803 	orr.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800614c:	f427 4740 	bic.w	r7, r7, #49152	@ 0xc000
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	2b02      	cmp	r3, #2
 8006154:	d043      	beq.n	80061de <HAL_DAC_ConfigChannel+0x1d2>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006156:	431f      	orrs	r7, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006158:	fa08 f805 	lsl.w	r8, r8, r5
 800615c:	ea48 0707 	orr.w	r7, r8, r7
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006160:	6832      	ldr	r2, [r6, #0]
 8006162:	63d7      	str	r7, [r2, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006164:	6831      	ldr	r1, [r6, #0]
 8006166:	680b      	ldr	r3, [r1, #0]
 8006168:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800616c:	40aa      	lsls	r2, r5
 800616e:	ea23 0302 	bic.w	r3, r3, r2
 8006172:	600b      	str	r3, [r1, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006174:	6831      	ldr	r1, [r6, #0]
 8006176:	680a      	ldr	r2, [r1, #0]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006178:	f640 73fe 	movw	r3, #4094	@ 0xffe
 800617c:	40ab      	lsls	r3, r5
 800617e:	ea22 0203 	bic.w	r2, r2, r3
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006182:	68e3      	ldr	r3, [r4, #12]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006184:	40ab      	lsls	r3, r5
 8006186:	4313      	orrs	r3, r2
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006188:	600b      	str	r3, [r1, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800618a:	6831      	ldr	r1, [r6, #0]
 800618c:	680b      	ldr	r3, [r1, #0]
 800618e:	22c0      	movs	r2, #192	@ 0xc0
 8006190:	40aa      	lsls	r2, r5
 8006192:	ea23 0302 	bic.w	r3, r3, r2
 8006196:	600b      	str	r3, [r1, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006198:	68e3      	ldr	r3, [r4, #12]
 800619a:	f3c3 0283 	ubfx	r2, r3, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800619e:	6923      	ldr	r3, [r4, #16]
 80061a0:	089b      	lsrs	r3, r3, #2
 80061a2:	021b      	lsls	r3, r3, #8
 80061a4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80061a8:	4313      	orrs	r3, r2
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80061aa:	6830      	ldr	r0, [r6, #0]
 80061ac:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 80061ae:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80061b2:	40a9      	lsls	r1, r5
 80061b4:	ea22 0201 	bic.w	r2, r2, r1
 80061b8:	40ab      	lsls	r3, r5
 80061ba:	4313      	orrs	r3, r2
 80061bc:	6603      	str	r3, [r0, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80061be:	2301      	movs	r3, #1
 80061c0:	7133      	strb	r3, [r6, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80061c2:	2000      	movs	r0, #0
 80061c4:	7170      	strb	r0, [r6, #5]

  /* Return function status */
  return status;
}
 80061c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 80061ca:	2101      	movs	r1, #1
 80061cc:	e7a4      	b.n	8006118 <HAL_DAC_ConfigChannel+0x10c>
      connectOnChip = 0x00000000UL;
 80061ce:	2100      	movs	r1, #0
 80061d0:	e7a2      	b.n	8006118 <HAL_DAC_ConfigChannel+0x10c>
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80061d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80061d6:	e7ac      	b.n	8006132 <HAL_DAC_ConfigChannel+0x126>
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80061d8:	f44f 7800 	mov.w	r8, #512	@ 0x200
 80061dc:	e7b4      	b.n	8006148 <HAL_DAC_ConfigChannel+0x13c>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80061de:	f001 fc13 	bl	8007a08 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80061e2:	4b09      	ldr	r3, [pc, #36]	@ (8006208 <HAL_DAC_ConfigChannel+0x1fc>)
 80061e4:	4298      	cmp	r0, r3
 80061e6:	d902      	bls.n	80061ee <HAL_DAC_ConfigChannel+0x1e2>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80061e8:	f447 4700 	orr.w	r7, r7, #32768	@ 0x8000
 80061ec:	e7b4      	b.n	8006158 <HAL_DAC_ConfigChannel+0x14c>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80061ee:	4b07      	ldr	r3, [pc, #28]	@ (800620c <HAL_DAC_ConfigChannel+0x200>)
 80061f0:	4298      	cmp	r0, r3
 80061f2:	d9b1      	bls.n	8006158 <HAL_DAC_ConfigChannel+0x14c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80061f4:	f447 4780 	orr.w	r7, r7, #16384	@ 0x4000
 80061f8:	e7ae      	b.n	8006158 <HAL_DAC_ConfigChannel+0x14c>
    return HAL_ERROR;
 80061fa:	2001      	movs	r0, #1
}
 80061fc:	4770      	bx	lr
    return HAL_ERROR;
 80061fe:	2001      	movs	r0, #1
 8006200:	e7e1      	b.n	80061c6 <HAL_DAC_ConfigChannel+0x1ba>
  __HAL_LOCK(hdac);
 8006202:	2002      	movs	r0, #2
 8006204:	e7df      	b.n	80061c6 <HAL_DAC_ConfigChannel+0x1ba>
 8006206:	bf00      	nop
 8006208:	09896800 	.word	0x09896800
 800620c:	04c4b400 	.word	0x04c4b400

08006210 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006210:	4770      	bx	lr

08006212 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006212:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006214:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8006216:	6d05      	ldr	r5, [r0, #80]	@ 0x50
 8006218:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800621a:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 800621c:	b114      	cbz	r4, 8006224 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800621e:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 8006220:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8006222:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006224:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006226:	f004 0c1f 	and.w	ip, r4, #31
 800622a:	2401      	movs	r4, #1
 800622c:	fa04 f40c 	lsl.w	r4, r4, ip
 8006230:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8006232:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006234:	6804      	ldr	r4, [r0, #0]
 8006236:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006238:	6883      	ldr	r3, [r0, #8]
 800623a:	2b10      	cmp	r3, #16
 800623c:	d005      	beq.n	800624a <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800623e:	6803      	ldr	r3, [r0, #0]
 8006240:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8006242:	6803      	ldr	r3, [r0, #0]
 8006244:	60da      	str	r2, [r3, #12]
  }
}
 8006246:	bc30      	pop	{r4, r5}
 8006248:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 800624a:	6803      	ldr	r3, [r0, #0]
 800624c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800624e:	6803      	ldr	r3, [r0, #0]
 8006250:	60d9      	str	r1, [r3, #12]
 8006252:	e7f8      	b.n	8006246 <DMA_SetConfig+0x34>

08006254 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006254:	6803      	ldr	r3, [r0, #0]
 8006256:	4a0c      	ldr	r2, [pc, #48]	@ (8006288 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d813      	bhi.n	8006284 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800625c:	490b      	ldr	r1, [pc, #44]	@ (800628c <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800625e:	b2db      	uxtb	r3, r3
 8006260:	3b08      	subs	r3, #8
 8006262:	4a0b      	ldr	r2, [pc, #44]	@ (8006290 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8006264:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006268:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800626a:	f022 0203 	bic.w	r2, r2, #3
 800626e:	440a      	add	r2, r1
 8006270:	6482      	str	r2, [r0, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006272:	4a08      	ldr	r2, [pc, #32]	@ (8006294 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8006274:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006276:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800627a:	2201      	movs	r2, #1
 800627c:	fa02 f303 	lsl.w	r3, r2, r3
 8006280:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8006282:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006284:	4904      	ldr	r1, [pc, #16]	@ (8006298 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8006286:	e7ea      	b.n	800625e <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 8006288:	40020407 	.word	0x40020407
 800628c:	40020800 	.word	0x40020800
 8006290:	cccccccd 	.word	0xcccccccd
 8006294:	40020880 	.word	0x40020880
 8006298:	40020820 	.word	0x40020820

0800629c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800629c:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800629e:	4a07      	ldr	r2, [pc, #28]	@ (80062bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 80062a0:	441a      	add	r2, r3
 80062a2:	0092      	lsls	r2, r2, #2
 80062a4:	6542      	str	r2, [r0, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80062a6:	4a06      	ldr	r2, [pc, #24]	@ (80062c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 80062a8:	6582      	str	r2, [r0, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80062aa:	3b01      	subs	r3, #1
 80062ac:	f003 031f 	and.w	r3, r3, #31
 80062b0:	2201      	movs	r2, #1
 80062b2:	fa02 f303 	lsl.w	r3, r2, r3
 80062b6:	65c3      	str	r3, [r0, #92]	@ 0x5c
}
 80062b8:	4770      	bx	lr
 80062ba:	bf00      	nop
 80062bc:	1000823f 	.word	0x1000823f
 80062c0:	40020940 	.word	0x40020940

080062c4 <HAL_DMA_Init>:
  if (hdma == NULL)
 80062c4:	2800      	cmp	r0, #0
 80062c6:	d05b      	beq.n	8006380 <HAL_DMA_Init+0xbc>
{
 80062c8:	b510      	push	{r4, lr}
 80062ca:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80062cc:	6801      	ldr	r1, [r0, #0]
 80062ce:	4b2d      	ldr	r3, [pc, #180]	@ (8006384 <HAL_DMA_Init+0xc0>)
 80062d0:	4299      	cmp	r1, r3
 80062d2:	d83d      	bhi.n	8006350 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80062d4:	4b2c      	ldr	r3, [pc, #176]	@ (8006388 <HAL_DMA_Init+0xc4>)
 80062d6:	440b      	add	r3, r1
 80062d8:	4a2c      	ldr	r2, [pc, #176]	@ (800638c <HAL_DMA_Init+0xc8>)
 80062da:	fba2 2303 	umull	r2, r3, r2, r3
 80062de:	091b      	lsrs	r3, r3, #4
 80062e0:	009b      	lsls	r3, r3, #2
 80062e2:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80062e4:	4b2a      	ldr	r3, [pc, #168]	@ (8006390 <HAL_DMA_Init+0xcc>)
 80062e6:	6403      	str	r3, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80062e8:	2302      	movs	r3, #2
 80062ea:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  tmp = hdma->Instance->CCR;
 80062ee:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80062f0:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 80062f4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmp |=  hdma->Init.Direction        |
 80062f8:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062fa:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 80062fc:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062fe:	6920      	ldr	r0, [r4, #16]
 8006300:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006302:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006304:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006306:	69a0      	ldr	r0, [r4, #24]
 8006308:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800630a:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800630c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800630e:	6a20      	ldr	r0, [r4, #32]
 8006310:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8006312:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8006314:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006316:	4620      	mov	r0, r4
 8006318:	f7ff ff9c 	bl	8006254 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800631c:	68a3      	ldr	r3, [r4, #8]
 800631e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006322:	d020      	beq.n	8006366 <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006324:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006326:	7922      	ldrb	r2, [r4, #4]
 8006328:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800632a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800632c:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800632e:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006330:	6863      	ldr	r3, [r4, #4]
 8006332:	3b01      	subs	r3, #1
 8006334:	2b03      	cmp	r3, #3
 8006336:	d919      	bls.n	800636c <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 8006338:	2300      	movs	r3, #0
 800633a:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800633c:	65a3      	str	r3, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800633e:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006340:	2000      	movs	r0, #0
 8006342:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8006344:	2301      	movs	r3, #1
 8006346:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  hdma->Lock = HAL_UNLOCKED;
 800634a:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 800634e:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006350:	4b10      	ldr	r3, [pc, #64]	@ (8006394 <HAL_DMA_Init+0xd0>)
 8006352:	440b      	add	r3, r1
 8006354:	4a0d      	ldr	r2, [pc, #52]	@ (800638c <HAL_DMA_Init+0xc8>)
 8006356:	fba2 2303 	umull	r2, r3, r2, r3
 800635a:	091b      	lsrs	r3, r3, #4
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006360:	4b0d      	ldr	r3, [pc, #52]	@ (8006398 <HAL_DMA_Init+0xd4>)
 8006362:	6403      	str	r3, [r0, #64]	@ 0x40
 8006364:	e7c0      	b.n	80062e8 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006366:	2300      	movs	r3, #0
 8006368:	6063      	str	r3, [r4, #4]
 800636a:	e7db      	b.n	8006324 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800636c:	4620      	mov	r0, r4
 800636e:	f7ff ff95 	bl	800629c <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006372:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006374:	2200      	movs	r2, #0
 8006376:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006378:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800637a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800637c:	605a      	str	r2, [r3, #4]
 800637e:	e7df      	b.n	8006340 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8006380:	2001      	movs	r0, #1
}
 8006382:	4770      	bx	lr
 8006384:	40020407 	.word	0x40020407
 8006388:	bffdfff8 	.word	0xbffdfff8
 800638c:	cccccccd 	.word	0xcccccccd
 8006390:	40020000 	.word	0x40020000
 8006394:	bffdfbf8 	.word	0xbffdfbf8
 8006398:	40020400 	.word	0x40020400

0800639c <HAL_DMA_DeInit>:
  if (NULL == hdma)
 800639c:	2800      	cmp	r0, #0
 800639e:	d04b      	beq.n	8006438 <HAL_DMA_DeInit+0x9c>
{
 80063a0:	b538      	push	{r3, r4, r5, lr}
 80063a2:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 80063a4:	6802      	ldr	r2, [r0, #0]
 80063a6:	6813      	ldr	r3, [r2, #0]
 80063a8:	f023 0301 	bic.w	r3, r3, #1
 80063ac:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80063ae:	6802      	ldr	r2, [r0, #0]
 80063b0:	4b22      	ldr	r3, [pc, #136]	@ (800643c <HAL_DMA_DeInit+0xa0>)
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d82c      	bhi.n	8006410 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80063b6:	4b22      	ldr	r3, [pc, #136]	@ (8006440 <HAL_DMA_DeInit+0xa4>)
 80063b8:	4413      	add	r3, r2
 80063ba:	4922      	ldr	r1, [pc, #136]	@ (8006444 <HAL_DMA_DeInit+0xa8>)
 80063bc:	fba1 1303 	umull	r1, r3, r1, r3
 80063c0:	091b      	lsrs	r3, r3, #4
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80063c6:	4b20      	ldr	r3, [pc, #128]	@ (8006448 <HAL_DMA_DeInit+0xac>)
 80063c8:	6403      	str	r3, [r0, #64]	@ 0x40
  hdma->Instance->CCR  = 0;
 80063ca:	2500      	movs	r5, #0
 80063cc:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80063ce:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80063d0:	f003 021f 	and.w	r2, r3, #31
 80063d4:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80063d6:	2301      	movs	r3, #1
 80063d8:	4093      	lsls	r3, r2
 80063da:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80063dc:	4620      	mov	r0, r4
 80063de:	f7ff ff39 	bl	8006254 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0;
 80063e2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80063e4:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063e6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80063e8:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80063ea:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80063ec:	6863      	ldr	r3, [r4, #4]
 80063ee:	3b01      	subs	r3, #1
 80063f0:	2b03      	cmp	r3, #3
 80063f2:	d918      	bls.n	8006426 <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = 0U;
 80063f4:	2000      	movs	r0, #0
 80063f6:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80063f8:	65a0      	str	r0, [r4, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80063fa:	65e0      	str	r0, [r4, #92]	@ 0x5c
  hdma->XferCpltCallback = NULL;
 80063fc:	62e0      	str	r0, [r4, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80063fe:	6320      	str	r0, [r4, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8006400:	6360      	str	r0, [r4, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8006402:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006404:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 8006406:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 800640a:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 800640e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006410:	4b0e      	ldr	r3, [pc, #56]	@ (800644c <HAL_DMA_DeInit+0xb0>)
 8006412:	4413      	add	r3, r2
 8006414:	490b      	ldr	r1, [pc, #44]	@ (8006444 <HAL_DMA_DeInit+0xa8>)
 8006416:	fba1 1303 	umull	r1, r3, r1, r3
 800641a:	091b      	lsrs	r3, r3, #4
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006420:	4b0b      	ldr	r3, [pc, #44]	@ (8006450 <HAL_DMA_DeInit+0xb4>)
 8006422:	6403      	str	r3, [r0, #64]	@ 0x40
 8006424:	e7d1      	b.n	80063ca <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006426:	4620      	mov	r0, r4
 8006428:	f7ff ff38 	bl	800629c <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800642c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800642e:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006430:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006432:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8006434:	605a      	str	r2, [r3, #4]
 8006436:	e7dd      	b.n	80063f4 <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 8006438:	2001      	movs	r0, #1
}
 800643a:	4770      	bx	lr
 800643c:	40020407 	.word	0x40020407
 8006440:	bffdfff8 	.word	0xbffdfff8
 8006444:	cccccccd 	.word	0xcccccccd
 8006448:	40020000 	.word	0x40020000
 800644c:	bffdfbf8 	.word	0xbffdfbf8
 8006450:	40020400 	.word	0x40020400

08006454 <HAL_DMA_Start_IT>:
{
 8006454:	b538      	push	{r3, r4, r5, lr}
 8006456:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8006458:	f890 0024 	ldrb.w	r0, [r0, #36]	@ 0x24
 800645c:	2801      	cmp	r0, #1
 800645e:	d041      	beq.n	80064e4 <HAL_DMA_Start_IT+0x90>
 8006460:	2001      	movs	r0, #1
 8006462:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8006466:	f894 0025 	ldrb.w	r0, [r4, #37]	@ 0x25
 800646a:	b2c0      	uxtb	r0, r0
 800646c:	2801      	cmp	r0, #1
 800646e:	d004      	beq.n	800647a <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8006470:	2300      	movs	r3, #0
 8006472:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    status = HAL_BUSY;
 8006476:	2002      	movs	r0, #2
}
 8006478:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800647a:	2002      	movs	r0, #2
 800647c:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006480:	2000      	movs	r0, #0
 8006482:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8006484:	6825      	ldr	r5, [r4, #0]
 8006486:	6828      	ldr	r0, [r5, #0]
 8006488:	f020 0001 	bic.w	r0, r0, #1
 800648c:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800648e:	4620      	mov	r0, r4
 8006490:	f7ff febf 	bl	8006212 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8006494:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006496:	b1d3      	cbz	r3, 80064ce <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006498:	6822      	ldr	r2, [r4, #0]
 800649a:	6813      	ldr	r3, [r2, #0]
 800649c:	f043 030e 	orr.w	r3, r3, #14
 80064a0:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80064a2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80064aa:	d003      	beq.n	80064b4 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064b2:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80064b4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80064b6:	b11b      	cbz	r3, 80064c0 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064be:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80064c0:	6822      	ldr	r2, [r4, #0]
 80064c2:	6813      	ldr	r3, [r2, #0]
 80064c4:	f043 0301 	orr.w	r3, r3, #1
 80064c8:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064ca:	2000      	movs	r0, #0
 80064cc:	e7d4      	b.n	8006478 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80064ce:	6822      	ldr	r2, [r4, #0]
 80064d0:	6813      	ldr	r3, [r2, #0]
 80064d2:	f023 0304 	bic.w	r3, r3, #4
 80064d6:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80064d8:	6822      	ldr	r2, [r4, #0]
 80064da:	6813      	ldr	r3, [r2, #0]
 80064dc:	f043 030a 	orr.w	r3, r3, #10
 80064e0:	6013      	str	r3, [r2, #0]
 80064e2:	e7de      	b.n	80064a2 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 80064e4:	2002      	movs	r0, #2
 80064e6:	e7c7      	b.n	8006478 <HAL_DMA_Start_IT+0x24>

080064e8 <HAL_DMA_Abort>:
{
 80064e8:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064ea:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 80064ee:	b2d2      	uxtb	r2, r2
 80064f0:	2a02      	cmp	r2, #2
 80064f2:	d009      	beq.n	8006508 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064f4:	2204      	movs	r2, #4
 80064f6:	63c2      	str	r2, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 80064f8:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 8006500:	2200      	movs	r2, #0
 8006502:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8006506:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006508:	6801      	ldr	r1, [r0, #0]
 800650a:	680a      	ldr	r2, [r1, #0]
 800650c:	f022 020e 	bic.w	r2, r2, #14
 8006510:	600a      	str	r2, [r1, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006512:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8006514:	680a      	ldr	r2, [r1, #0]
 8006516:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800651a:	600a      	str	r2, [r1, #0]
     __HAL_DMA_DISABLE(hdma);
 800651c:	6801      	ldr	r1, [r0, #0]
 800651e:	680a      	ldr	r2, [r1, #0]
 8006520:	f022 0201 	bic.w	r2, r2, #1
 8006524:	600a      	str	r2, [r1, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006526:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8006528:	f002 011f 	and.w	r1, r2, #31
 800652c:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 800652e:	2201      	movs	r2, #1
 8006530:	408a      	lsls	r2, r1
 8006532:	6042      	str	r2, [r0, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006534:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006536:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006538:	6051      	str	r1, [r2, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 800653a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800653c:	b142      	cbz	r2, 8006550 <HAL_DMA_Abort+0x68>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800653e:	6811      	ldr	r1, [r2, #0]
 8006540:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8006544:	6011      	str	r1, [r2, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006546:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006548:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 800654a:	6051      	str	r1, [r2, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800654c:	2000      	movs	r0, #0
 800654e:	e7d4      	b.n	80064fa <HAL_DMA_Abort+0x12>
 8006550:	2000      	movs	r0, #0
 8006552:	e7d2      	b.n	80064fa <HAL_DMA_Abort+0x12>

08006554 <HAL_DMA_Abort_IT>:
{
 8006554:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006556:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 800655a:	b2db      	uxtb	r3, r3
 800655c:	2b02      	cmp	r3, #2
 800655e:	d009      	beq.n	8006574 <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006560:	2304      	movs	r3, #4
 8006562:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8006564:	2301      	movs	r3, #1
 8006566:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 800656a:	2200      	movs	r2, #0
 800656c:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    status = HAL_ERROR;
 8006570:	4618      	mov	r0, r3
}
 8006572:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006574:	6802      	ldr	r2, [r0, #0]
 8006576:	6813      	ldr	r3, [r2, #0]
 8006578:	f023 030e 	bic.w	r3, r3, #14
 800657c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800657e:	6802      	ldr	r2, [r0, #0]
 8006580:	6813      	ldr	r3, [r2, #0]
 8006582:	f023 0301 	bic.w	r3, r3, #1
 8006586:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006588:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800658a:	6813      	ldr	r3, [r2, #0]
 800658c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006590:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006592:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8006594:	f003 021f 	and.w	r2, r3, #31
 8006598:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800659a:	2301      	movs	r3, #1
 800659c:	4093      	lsls	r3, r2
 800659e:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80065a0:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80065a2:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80065a4:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80065a6:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80065a8:	b133      	cbz	r3, 80065b8 <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065b0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80065b2:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80065b4:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80065b6:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80065b8:	2301      	movs	r3, #1
 80065ba:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80065be:	2300      	movs	r3, #0
 80065c0:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 80065c4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80065c6:	b113      	cbz	r3, 80065ce <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 80065c8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80065ca:	2000      	movs	r0, #0
 80065cc:	e7d1      	b.n	8006572 <HAL_DMA_Abort_IT+0x1e>
 80065ce:	2000      	movs	r0, #0
 80065d0:	e7cf      	b.n	8006572 <HAL_DMA_Abort_IT+0x1e>

080065d2 <HAL_DMA_IRQHandler>:
{
 80065d2:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80065d4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80065d6:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80065d8:	6804      	ldr	r4, [r0, #0]
 80065da:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80065dc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80065de:	f003 031f 	and.w	r3, r3, #31
 80065e2:	2204      	movs	r2, #4
 80065e4:	409a      	lsls	r2, r3
 80065e6:	420a      	tst	r2, r1
 80065e8:	d015      	beq.n	8006616 <HAL_DMA_IRQHandler+0x44>
 80065ea:	f015 0f04 	tst.w	r5, #4
 80065ee:	d012      	beq.n	8006616 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065f0:	6823      	ldr	r3, [r4, #0]
 80065f2:	f013 0f20 	tst.w	r3, #32
 80065f6:	d103      	bne.n	8006600 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80065f8:	6823      	ldr	r3, [r4, #0]
 80065fa:	f023 0304 	bic.w	r3, r3, #4
 80065fe:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006600:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8006602:	f003 021f 	and.w	r2, r3, #31
 8006606:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8006608:	2304      	movs	r3, #4
 800660a:	4093      	lsls	r3, r2
 800660c:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800660e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8006610:	b103      	cbz	r3, 8006614 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8006612:	4798      	blx	r3
}
 8006614:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006616:	2202      	movs	r2, #2
 8006618:	409a      	lsls	r2, r3
 800661a:	420a      	tst	r2, r1
 800661c:	d01c      	beq.n	8006658 <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 800661e:	f015 0f02 	tst.w	r5, #2
 8006622:	d019      	beq.n	8006658 <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006624:	6823      	ldr	r3, [r4, #0]
 8006626:	f013 0f20 	tst.w	r3, #32
 800662a:	d106      	bne.n	800663a <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	f023 030a 	bic.w	r3, r3, #10
 8006632:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8006634:	2301      	movs	r3, #1
 8006636:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800663a:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800663c:	f003 021f 	and.w	r2, r3, #31
 8006640:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8006642:	2302      	movs	r3, #2
 8006644:	4093      	lsls	r3, r2
 8006646:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8006648:	2300      	movs	r3, #0
 800664a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 800664e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8006650:	2b00      	cmp	r3, #0
 8006652:	d0df      	beq.n	8006614 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8006654:	4798      	blx	r3
 8006656:	e7dd      	b.n	8006614 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006658:	2208      	movs	r2, #8
 800665a:	fa02 f303 	lsl.w	r3, r2, r3
 800665e:	420b      	tst	r3, r1
 8006660:	d0d8      	beq.n	8006614 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 8006662:	f015 0f08 	tst.w	r5, #8
 8006666:	d0d5      	beq.n	8006614 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006668:	6823      	ldr	r3, [r4, #0]
 800666a:	f023 030e 	bic.w	r3, r3, #14
 800666e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006670:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8006672:	f003 031f 	and.w	r3, r3, #31
 8006676:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8006678:	2201      	movs	r2, #1
 800667a:	fa02 f303 	lsl.w	r3, r2, r3
 800667e:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006680:	63c2      	str	r2, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8006682:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8006686:	2300      	movs	r3, #0
 8006688:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 800668c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0c0      	beq.n	8006614 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8006692:	4798      	blx	r3
  return;
 8006694:	e7be      	b.n	8006614 <HAL_DMA_IRQHandler+0x42>
	...

08006698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800669a:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 800669c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800669e:	e062      	b.n	8006766 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80066a0:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80066a2:	005e      	lsls	r6, r3, #1
 80066a4:	2403      	movs	r4, #3
 80066a6:	40b4      	lsls	r4, r6
 80066a8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80066ac:	68cc      	ldr	r4, [r1, #12]
 80066ae:	40b4      	lsls	r4, r6
 80066b0:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80066b2:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066b4:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80066b6:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80066ba:	684c      	ldr	r4, [r1, #4]
 80066bc:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80066c0:	409c      	lsls	r4, r3
 80066c2:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80066c4:	6044      	str	r4, [r0, #4]
 80066c6:	e05f      	b.n	8006788 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80066c8:	08dd      	lsrs	r5, r3, #3
 80066ca:	3508      	adds	r5, #8
 80066cc:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80066d0:	f003 0c07 	and.w	ip, r3, #7
 80066d4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80066d8:	f04f 0e0f 	mov.w	lr, #15
 80066dc:	fa0e fe0c 	lsl.w	lr, lr, ip
 80066e0:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80066e4:	690c      	ldr	r4, [r1, #16]
 80066e6:	fa04 f40c 	lsl.w	r4, r4, ip
 80066ea:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80066ee:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80066f2:	e060      	b.n	80067b6 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80066f4:	2405      	movs	r4, #5
 80066f6:	e000      	b.n	80066fa <HAL_GPIO_Init+0x62>
 80066f8:	2400      	movs	r4, #0
 80066fa:	fa04 f40e 	lsl.w	r4, r4, lr
 80066fe:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006700:	f10c 0c02 	add.w	ip, ip, #2
 8006704:	4d55      	ldr	r5, [pc, #340]	@ (800685c <HAL_GPIO_Init+0x1c4>)
 8006706:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800670a:	4c55      	ldr	r4, [pc, #340]	@ (8006860 <HAL_GPIO_Init+0x1c8>)
 800670c:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800670e:	43d4      	mvns	r4, r2
 8006710:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006714:	684f      	ldr	r7, [r1, #4]
 8006716:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800671a:	d001      	beq.n	8006720 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 800671c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8006720:	4d4f      	ldr	r5, [pc, #316]	@ (8006860 <HAL_GPIO_Init+0x1c8>)
 8006722:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8006724:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8006726:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800672a:	684f      	ldr	r7, [r1, #4]
 800672c:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8006730:	d001      	beq.n	8006736 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8006732:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8006736:	4d4a      	ldr	r5, [pc, #296]	@ (8006860 <HAL_GPIO_Init+0x1c8>)
 8006738:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 800673a:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800673c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006740:	684f      	ldr	r7, [r1, #4]
 8006742:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 8006746:	d001      	beq.n	800674c <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8006748:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 800674c:	4d44      	ldr	r5, [pc, #272]	@ (8006860 <HAL_GPIO_Init+0x1c8>)
 800674e:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006750:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8006752:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006754:	684e      	ldr	r6, [r1, #4]
 8006756:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 800675a:	d001      	beq.n	8006760 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 800675c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8006760:	4a3f      	ldr	r2, [pc, #252]	@ (8006860 <HAL_GPIO_Init+0x1c8>)
 8006762:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8006764:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006766:	680a      	ldr	r2, [r1, #0]
 8006768:	fa32 f403 	lsrs.w	r4, r2, r3
 800676c:	d074      	beq.n	8006858 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800676e:	f04f 0c01 	mov.w	ip, #1
 8006772:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8006776:	ea1c 0202 	ands.w	r2, ip, r2
 800677a:	d0f3      	beq.n	8006764 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800677c:	684c      	ldr	r4, [r1, #4]
 800677e:	f004 0403 	and.w	r4, r4, #3
 8006782:	3c01      	subs	r4, #1
 8006784:	2c01      	cmp	r4, #1
 8006786:	d98b      	bls.n	80066a0 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006788:	684c      	ldr	r4, [r1, #4]
 800678a:	f004 0403 	and.w	r4, r4, #3
 800678e:	2c03      	cmp	r4, #3
 8006790:	d00c      	beq.n	80067ac <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8006792:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006794:	005d      	lsls	r5, r3, #1
 8006796:	f04f 0c03 	mov.w	ip, #3
 800679a:	fa0c fc05 	lsl.w	ip, ip, r5
 800679e:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80067a2:	688c      	ldr	r4, [r1, #8]
 80067a4:	40ac      	lsls	r4, r5
 80067a6:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80067aa:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80067ac:	684c      	ldr	r4, [r1, #4]
 80067ae:	f004 0403 	and.w	r4, r4, #3
 80067b2:	2c02      	cmp	r4, #2
 80067b4:	d088      	beq.n	80066c8 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 80067b6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80067b8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80067bc:	f04f 0c03 	mov.w	ip, #3
 80067c0:	fa0c fc0e 	lsl.w	ip, ip, lr
 80067c4:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80067c8:	684c      	ldr	r4, [r1, #4]
 80067ca:	f004 0403 	and.w	r4, r4, #3
 80067ce:	fa04 f40e 	lsl.w	r4, r4, lr
 80067d2:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80067d6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80067d8:	684c      	ldr	r4, [r1, #4]
 80067da:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80067de:	d0c1      	beq.n	8006764 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067e0:	4c20      	ldr	r4, [pc, #128]	@ (8006864 <HAL_GPIO_Init+0x1cc>)
 80067e2:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 80067e4:	f045 0501 	orr.w	r5, r5, #1
 80067e8:	6625      	str	r5, [r4, #96]	@ 0x60
 80067ea:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 80067ec:	f004 0401 	and.w	r4, r4, #1
 80067f0:	9401      	str	r4, [sp, #4]
 80067f2:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80067f4:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80067f8:	f10c 0502 	add.w	r5, ip, #2
 80067fc:	4c17      	ldr	r4, [pc, #92]	@ (800685c <HAL_GPIO_Init+0x1c4>)
 80067fe:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006802:	f003 0e03 	and.w	lr, r3, #3
 8006806:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800680a:	240f      	movs	r4, #15
 800680c:	fa04 f40e 	lsl.w	r4, r4, lr
 8006810:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006814:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8006818:	f43f af6e 	beq.w	80066f8 <HAL_GPIO_Init+0x60>
 800681c:	4c12      	ldr	r4, [pc, #72]	@ (8006868 <HAL_GPIO_Init+0x1d0>)
 800681e:	42a0      	cmp	r0, r4
 8006820:	d012      	beq.n	8006848 <HAL_GPIO_Init+0x1b0>
 8006822:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8006826:	42a0      	cmp	r0, r4
 8006828:	d010      	beq.n	800684c <HAL_GPIO_Init+0x1b4>
 800682a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800682e:	42a0      	cmp	r0, r4
 8006830:	d00e      	beq.n	8006850 <HAL_GPIO_Init+0x1b8>
 8006832:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8006836:	42a0      	cmp	r0, r4
 8006838:	d00c      	beq.n	8006854 <HAL_GPIO_Init+0x1bc>
 800683a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800683e:	42a0      	cmp	r0, r4
 8006840:	f43f af58 	beq.w	80066f4 <HAL_GPIO_Init+0x5c>
 8006844:	2406      	movs	r4, #6
 8006846:	e758      	b.n	80066fa <HAL_GPIO_Init+0x62>
 8006848:	2401      	movs	r4, #1
 800684a:	e756      	b.n	80066fa <HAL_GPIO_Init+0x62>
 800684c:	2402      	movs	r4, #2
 800684e:	e754      	b.n	80066fa <HAL_GPIO_Init+0x62>
 8006850:	2403      	movs	r4, #3
 8006852:	e752      	b.n	80066fa <HAL_GPIO_Init+0x62>
 8006854:	2404      	movs	r4, #4
 8006856:	e750      	b.n	80066fa <HAL_GPIO_Init+0x62>
  }
}
 8006858:	b003      	add	sp, #12
 800685a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800685c:	40010000 	.word	0x40010000
 8006860:	40010400 	.word	0x40010400
 8006864:	40021000 	.word	0x40021000
 8006868:	48000400 	.word	0x48000400

0800686c <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00U;
 800686c:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800686e:	fa31 f203 	lsrs.w	r2, r1, r3
 8006872:	f000 8081 	beq.w	8006978 <HAL_GPIO_DeInit+0x10c>
{
 8006876:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006878:	e02e      	b.n	80068d8 <HAL_GPIO_DeInit+0x6c>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800687a:	2505      	movs	r5, #5
 800687c:	e000      	b.n	8006880 <HAL_GPIO_DeInit+0x14>
 800687e:	2500      	movs	r5, #0
 8006880:	fa05 f50c 	lsl.w	r5, r5, ip
 8006884:	42a5      	cmp	r5, r4
 8006886:	d05b      	beq.n	8006940 <HAL_GPIO_DeInit+0xd4>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8006888:	6804      	ldr	r4, [r0, #0]
 800688a:	005d      	lsls	r5, r3, #1
 800688c:	f04f 0c03 	mov.w	ip, #3
 8006890:	fa0c fc05 	lsl.w	ip, ip, r5
 8006894:	ea44 040c 	orr.w	r4, r4, ip
 8006898:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800689a:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 800689e:	f10e 0e08 	add.w	lr, lr, #8
 80068a2:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 80068a6:	f003 0607 	and.w	r6, r3, #7
 80068aa:	00b6      	lsls	r6, r6, #2
 80068ac:	250f      	movs	r5, #15
 80068ae:	40b5      	lsls	r5, r6
 80068b0:	ea24 0405 	bic.w	r4, r4, r5
 80068b4:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80068b8:	68c4      	ldr	r4, [r0, #12]
 80068ba:	ea24 040c 	bic.w	r4, r4, ip
 80068be:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80068c0:	6844      	ldr	r4, [r0, #4]
 80068c2:	ea24 0202 	bic.w	r2, r4, r2
 80068c6:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80068c8:	6882      	ldr	r2, [r0, #8]
 80068ca:	ea22 020c 	bic.w	r2, r2, ip
 80068ce:	6082      	str	r2, [r0, #8]
    }

    position++;
 80068d0:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0U)
 80068d2:	fa31 f203 	lsrs.w	r2, r1, r3
 80068d6:	d04e      	beq.n	8006976 <HAL_GPIO_DeInit+0x10a>
    iocurrent = (GPIO_Pin) & (1UL << position);
 80068d8:	2201      	movs	r2, #1
 80068da:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 80068dc:	ea12 0701 	ands.w	r7, r2, r1
 80068e0:	d0f6      	beq.n	80068d0 <HAL_GPIO_DeInit+0x64>
      tmp = SYSCFG->EXTICR[position >> 2U];
 80068e2:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 80068e6:	f10e 0502 	add.w	r5, lr, #2
 80068ea:	4c24      	ldr	r4, [pc, #144]	@ (800697c <HAL_GPIO_DeInit+0x110>)
 80068ec:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80068f0:	f003 0c03 	and.w	ip, r3, #3
 80068f4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80068f8:	250f      	movs	r5, #15
 80068fa:	fa05 f60c 	lsl.w	r6, r5, ip
 80068fe:	4034      	ands	r4, r6
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8006900:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8006904:	d0bb      	beq.n	800687e <HAL_GPIO_DeInit+0x12>
 8006906:	4d1e      	ldr	r5, [pc, #120]	@ (8006980 <HAL_GPIO_DeInit+0x114>)
 8006908:	42a8      	cmp	r0, r5
 800690a:	d011      	beq.n	8006930 <HAL_GPIO_DeInit+0xc4>
 800690c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006910:	42a8      	cmp	r0, r5
 8006912:	d00f      	beq.n	8006934 <HAL_GPIO_DeInit+0xc8>
 8006914:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006918:	42a8      	cmp	r0, r5
 800691a:	d00d      	beq.n	8006938 <HAL_GPIO_DeInit+0xcc>
 800691c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006920:	42a8      	cmp	r0, r5
 8006922:	d00b      	beq.n	800693c <HAL_GPIO_DeInit+0xd0>
 8006924:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006928:	42a8      	cmp	r0, r5
 800692a:	d0a6      	beq.n	800687a <HAL_GPIO_DeInit+0xe>
 800692c:	2506      	movs	r5, #6
 800692e:	e7a7      	b.n	8006880 <HAL_GPIO_DeInit+0x14>
 8006930:	2501      	movs	r5, #1
 8006932:	e7a5      	b.n	8006880 <HAL_GPIO_DeInit+0x14>
 8006934:	2502      	movs	r5, #2
 8006936:	e7a3      	b.n	8006880 <HAL_GPIO_DeInit+0x14>
 8006938:	2503      	movs	r5, #3
 800693a:	e7a1      	b.n	8006880 <HAL_GPIO_DeInit+0x14>
 800693c:	2504      	movs	r5, #4
 800693e:	e79f      	b.n	8006880 <HAL_GPIO_DeInit+0x14>
        EXTI->IMR1 &= ~(iocurrent);
 8006940:	4c10      	ldr	r4, [pc, #64]	@ (8006984 <HAL_GPIO_DeInit+0x118>)
 8006942:	6825      	ldr	r5, [r4, #0]
 8006944:	ea25 0507 	bic.w	r5, r5, r7
 8006948:	6025      	str	r5, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800694a:	6865      	ldr	r5, [r4, #4]
 800694c:	ea25 0507 	bic.w	r5, r5, r7
 8006950:	6065      	str	r5, [r4, #4]
        EXTI->FTSR1 &= ~(iocurrent);
 8006952:	68e5      	ldr	r5, [r4, #12]
 8006954:	ea25 0507 	bic.w	r5, r5, r7
 8006958:	60e5      	str	r5, [r4, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800695a:	68a5      	ldr	r5, [r4, #8]
 800695c:	ea25 0507 	bic.w	r5, r5, r7
 8006960:	60a5      	str	r5, [r4, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006962:	4f06      	ldr	r7, [pc, #24]	@ (800697c <HAL_GPIO_DeInit+0x110>)
 8006964:	f10e 0402 	add.w	r4, lr, #2
 8006968:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800696c:	ea25 0506 	bic.w	r5, r5, r6
 8006970:	f847 5024 	str.w	r5, [r7, r4, lsl #2]
 8006974:	e788      	b.n	8006888 <HAL_GPIO_DeInit+0x1c>
  }
}
 8006976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	40010000 	.word	0x40010000
 8006980:	48000400 	.word	0x48000400
 8006984:	40010400 	.word	0x40010400

08006988 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006988:	b10a      	cbz	r2, 800698e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800698a:	6181      	str	r1, [r0, #24]
 800698c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800698e:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8006990:	4770      	bx	lr

08006992 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006992:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006994:	ea01 0203 	and.w	r2, r1, r3
 8006998:	ea21 0103 	bic.w	r1, r1, r3
 800699c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80069a0:	6181      	str	r1, [r0, #24]
}
 80069a2:	4770      	bx	lr

080069a4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80069a4:	6803      	ldr	r3, [r0, #0]
 80069a6:	699a      	ldr	r2, [r3, #24]
 80069a8:	f012 0f02 	tst.w	r2, #2
 80069ac:	d001      	beq.n	80069b2 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 80069ae:	2200      	movs	r2, #0
 80069b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80069b2:	6803      	ldr	r3, [r0, #0]
 80069b4:	699a      	ldr	r2, [r3, #24]
 80069b6:	f012 0f01 	tst.w	r2, #1
 80069ba:	d103      	bne.n	80069c4 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80069bc:	699a      	ldr	r2, [r3, #24]
 80069be:	f042 0201 	orr.w	r2, r2, #1
 80069c2:	619a      	str	r2, [r3, #24]
  }
}
 80069c4:	4770      	bx	lr

080069c6 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80069c6:	b410      	push	{r4}
 80069c8:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069ca:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80069ce:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80069d2:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069d4:	4321      	orrs	r1, r4
 80069d6:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80069da:	6802      	ldr	r2, [r0, #0]
 80069dc:	6853      	ldr	r3, [r2, #4]
 80069de:	0d64      	lsrs	r4, r4, #21
 80069e0:	f404 6480 	and.w	r4, r4, #1024	@ 0x400
 80069e4:	f044 747f 	orr.w	r4, r4, #66846720	@ 0x3fc0000
 80069e8:	f444 3458 	orr.w	r4, r4, #221184	@ 0x36000
 80069ec:	f444 747f 	orr.w	r4, r4, #1020	@ 0x3fc
 80069f0:	f044 0403 	orr.w	r4, r4, #3
 80069f4:	ea23 0304 	bic.w	r3, r3, r4
 80069f8:	430b      	orrs	r3, r1
 80069fa:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80069fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a00:	4770      	bx	lr

08006a02 <I2C_IsErrorOccurred>:
{
 8006a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a06:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8006a08:	6803      	ldr	r3, [r0, #0]
 8006a0a:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006a0c:	f016 0610 	ands.w	r6, r6, #16
 8006a10:	d07c      	beq.n	8006b0c <I2C_IsErrorOccurred+0x10a>
 8006a12:	460d      	mov	r5, r1
 8006a14:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a16:	2210      	movs	r2, #16
 8006a18:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 8006a1a:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006a1c:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	6998      	ldr	r0, [r3, #24]
 8006a22:	f010 0f20 	tst.w	r0, #32
 8006a26:	d130      	bne.n	8006a8a <I2C_IsErrorOccurred+0x88>
 8006a28:	bb7f      	cbnz	r7, 8006a8a <I2C_IsErrorOccurred+0x88>
      if (Timeout != HAL_MAX_DELAY)
 8006a2a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006a2e:	d0f6      	beq.n	8006a1e <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006a30:	f7fe f958 	bl	8004ce4 <HAL_GetTick>
 8006a34:	eba0 0008 	sub.w	r0, r0, r8
 8006a38:	42a8      	cmp	r0, r5
 8006a3a:	d801      	bhi.n	8006a40 <I2C_IsErrorOccurred+0x3e>
 8006a3c:	2d00      	cmp	r5, #0
 8006a3e:	d1ee      	bne.n	8006a1e <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006a40:	6821      	ldr	r1, [r4, #0]
 8006a42:	684b      	ldr	r3, [r1, #4]
 8006a44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          tmp2 = hi2c->Mode;
 8006a48:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8006a4c:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006a4e:	6988      	ldr	r0, [r1, #24]
 8006a50:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 8006a54:	d002      	beq.n	8006a5c <I2C_IsErrorOccurred+0x5a>
 8006a56:	b90b      	cbnz	r3, 8006a5c <I2C_IsErrorOccurred+0x5a>
              (tmp1 != I2C_CR2_STOP) && \
 8006a58:	2a20      	cmp	r2, #32
 8006a5a:	d10e      	bne.n	8006a7a <I2C_IsErrorOccurred+0x78>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a5c:	6823      	ldr	r3, [r4, #0]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	f013 0f20 	tst.w	r3, #32
 8006a64:	d1db      	bne.n	8006a1e <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006a66:	f7fe f93d 	bl	8004ce4 <HAL_GetTick>
 8006a6a:	eba0 0008 	sub.w	r0, r0, r8
 8006a6e:	2819      	cmp	r0, #25
 8006a70:	d9f4      	bls.n	8006a5c <I2C_IsErrorOccurred+0x5a>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006a72:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 8006a76:	2701      	movs	r7, #1
              break;
 8006a78:	e7d1      	b.n	8006a1e <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006a7a:	684b      	ldr	r3, [r1, #4]
 8006a7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a80:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8006a82:	f7fe f92f 	bl	8004ce4 <HAL_GetTick>
 8006a86:	4680      	mov	r8, r0
 8006a88:	e7e8      	b.n	8006a5c <I2C_IsErrorOccurred+0x5a>
    if (status == HAL_OK)
 8006a8a:	b90f      	cbnz	r7, 8006a90 <I2C_IsErrorOccurred+0x8e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a8c:	2220      	movs	r2, #32
 8006a8e:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8006a90:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 8006a94:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8006a96:	6822      	ldr	r2, [r4, #0]
 8006a98:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a9a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006a9e:	d005      	beq.n	8006aac <I2C_IsErrorOccurred+0xaa>
    error_code |= HAL_I2C_ERROR_BERR;
 8006aa0:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006aa4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006aa8:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8006aaa:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006aac:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8006ab0:	d006      	beq.n	8006ac0 <I2C_IsErrorOccurred+0xbe>
    error_code |= HAL_I2C_ERROR_OVR;
 8006ab2:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006ab6:	6822      	ldr	r2, [r4, #0]
 8006ab8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006abc:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8006abe:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006ac0:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8006ac4:	d024      	beq.n	8006b10 <I2C_IsErrorOccurred+0x10e>
    error_code |= HAL_I2C_ERROR_ARLO;
 8006ac6:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ad0:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8006ad2:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8006ad4:	4620      	mov	r0, r4
 8006ad6:	f7ff ff65 	bl	80069a4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8006ada:	6822      	ldr	r2, [r4, #0]
 8006adc:	6853      	ldr	r3, [r2, #4]
 8006ade:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8006ae2:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8006ae6:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8006aea:	f023 0301 	bic.w	r3, r3, #1
 8006aee:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8006af0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006af2:	4333      	orrs	r3, r6
 8006af4:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006af6:	2320      	movs	r3, #32
 8006af8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006afc:	2300      	movs	r3, #0
 8006afe:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8006b02:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8006b06:	4628      	mov	r0, r5
 8006b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8006b0c:	2500      	movs	r5, #0
 8006b0e:	e7c2      	b.n	8006a96 <I2C_IsErrorOccurred+0x94>
  if (status != HAL_OK)
 8006b10:	2d00      	cmp	r5, #0
 8006b12:	d0f8      	beq.n	8006b06 <I2C_IsErrorOccurred+0x104>
 8006b14:	e7de      	b.n	8006ad4 <I2C_IsErrorOccurred+0xd2>

08006b16 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8006b16:	b570      	push	{r4, r5, r6, lr}
 8006b18:	4604      	mov	r4, r0
 8006b1a:	460d      	mov	r5, r1
 8006b1c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b1e:	6823      	ldr	r3, [r4, #0]
 8006b20:	699b      	ldr	r3, [r3, #24]
 8006b22:	f013 0f02 	tst.w	r3, #2
 8006b26:	d122      	bne.n	8006b6e <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b28:	4632      	mov	r2, r6
 8006b2a:	4629      	mov	r1, r5
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	f7ff ff68 	bl	8006a02 <I2C_IsErrorOccurred>
 8006b32:	b9f0      	cbnz	r0, 8006b72 <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8006b34:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006b38:	d0f1      	beq.n	8006b1e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b3a:	f7fe f8d3 	bl	8004ce4 <HAL_GetTick>
 8006b3e:	1b80      	subs	r0, r0, r6
 8006b40:	42a8      	cmp	r0, r5
 8006b42:	d801      	bhi.n	8006b48 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8006b44:	2d00      	cmp	r5, #0
 8006b46:	d1ea      	bne.n	8006b1e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006b48:	6823      	ldr	r3, [r4, #0]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	f013 0f02 	tst.w	r3, #2
 8006b50:	d1e5      	bne.n	8006b1e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b52:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006b54:	f043 0320 	orr.w	r3, r3, #32
 8006b58:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006b5a:	2320      	movs	r3, #32
 8006b5c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b60:	2300      	movs	r3, #0
 8006b62:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8006b66:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8006b6a:	2001      	movs	r0, #1
 8006b6c:	e000      	b.n	8006b70 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 8006b6e:	2000      	movs	r0, #0
}
 8006b70:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006b72:	2001      	movs	r0, #1
 8006b74:	e7fc      	b.n	8006b70 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

08006b76 <I2C_WaitOnFlagUntilTimeout>:
{
 8006b76:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b7a:	4605      	mov	r5, r0
 8006b7c:	4688      	mov	r8, r1
 8006b7e:	4617      	mov	r7, r2
 8006b80:	461e      	mov	r6, r3
 8006b82:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b86:	682b      	ldr	r3, [r5, #0]
 8006b88:	699c      	ldr	r4, [r3, #24]
 8006b8a:	ea38 0404 	bics.w	r4, r8, r4
 8006b8e:	bf0c      	ite	eq
 8006b90:	2301      	moveq	r3, #1
 8006b92:	2300      	movne	r3, #0
 8006b94:	42bb      	cmp	r3, r7
 8006b96:	d127      	bne.n	8006be8 <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b98:	464a      	mov	r2, r9
 8006b9a:	4631      	mov	r1, r6
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	f7ff ff30 	bl	8006a02 <I2C_IsErrorOccurred>
 8006ba2:	bb20      	cbnz	r0, 8006bee <I2C_WaitOnFlagUntilTimeout+0x78>
    if (Timeout != HAL_MAX_DELAY)
 8006ba4:	f1b6 3fff 	cmp.w	r6, #4294967295
 8006ba8:	d0ed      	beq.n	8006b86 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006baa:	f7fe f89b 	bl	8004ce4 <HAL_GetTick>
 8006bae:	eba0 0009 	sub.w	r0, r0, r9
 8006bb2:	42b0      	cmp	r0, r6
 8006bb4:	d801      	bhi.n	8006bba <I2C_WaitOnFlagUntilTimeout+0x44>
 8006bb6:	2e00      	cmp	r6, #0
 8006bb8:	d1e5      	bne.n	8006b86 <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006bba:	682b      	ldr	r3, [r5, #0]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	ea38 0303 	bics.w	r3, r8, r3
 8006bc2:	bf0c      	ite	eq
 8006bc4:	2301      	moveq	r3, #1
 8006bc6:	2300      	movne	r3, #0
 8006bc8:	42bb      	cmp	r3, r7
 8006bca:	d1dc      	bne.n	8006b86 <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bcc:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8006bce:	f043 0320 	orr.w	r3, r3, #32
 8006bd2:	646b      	str	r3, [r5, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006bd4:	2320      	movs	r3, #32
 8006bd6:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8006be0:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8006be4:	2001      	movs	r0, #1
 8006be6:	e000      	b.n	8006bea <I2C_WaitOnFlagUntilTimeout+0x74>
  return HAL_OK;
 8006be8:	2000      	movs	r0, #0
}
 8006bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8006bee:	2001      	movs	r0, #1
 8006bf0:	e7fb      	b.n	8006bea <I2C_WaitOnFlagUntilTimeout+0x74>
	...

08006bf4 <I2C_RequestMemoryWrite>:
{
 8006bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bf8:	b082      	sub	sp, #8
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	4690      	mov	r8, r2
 8006bfe:	461d      	mov	r5, r3
 8006c00:	9e08      	ldr	r6, [sp, #32]
 8006c02:	9f09      	ldr	r7, [sp, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006c04:	4b19      	ldr	r3, [pc, #100]	@ (8006c6c <I2C_RequestMemoryWrite+0x78>)
 8006c06:	9300      	str	r3, [sp, #0]
 8006c08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c0c:	b2ea      	uxtb	r2, r5
 8006c0e:	f7ff feda 	bl	80069c6 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c12:	463a      	mov	r2, r7
 8006c14:	4631      	mov	r1, r6
 8006c16:	4620      	mov	r0, r4
 8006c18:	f7ff ff7d 	bl	8006b16 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c1c:	b9f8      	cbnz	r0, 8006c5e <I2C_RequestMemoryWrite+0x6a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c1e:	2d01      	cmp	r5, #1
 8006c20:	d10e      	bne.n	8006c40 <I2C_RequestMemoryWrite+0x4c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c22:	6823      	ldr	r3, [r4, #0]
 8006c24:	fa5f f288 	uxtb.w	r2, r8
 8006c28:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006c2a:	9700      	str	r7, [sp, #0]
 8006c2c:	4633      	mov	r3, r6
 8006c2e:	2200      	movs	r2, #0
 8006c30:	2180      	movs	r1, #128	@ 0x80
 8006c32:	4620      	mov	r0, r4
 8006c34:	f7ff ff9f 	bl	8006b76 <I2C_WaitOnFlagUntilTimeout>
 8006c38:	b9a8      	cbnz	r0, 8006c66 <I2C_RequestMemoryWrite+0x72>
}
 8006c3a:	b002      	add	sp, #8
 8006c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006c40:	6823      	ldr	r3, [r4, #0]
 8006c42:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8006c46:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c48:	463a      	mov	r2, r7
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f7ff ff62 	bl	8006b16 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c52:	b930      	cbnz	r0, 8006c62 <I2C_RequestMemoryWrite+0x6e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	fa5f f288 	uxtb.w	r2, r8
 8006c5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c5c:	e7e5      	b.n	8006c2a <I2C_RequestMemoryWrite+0x36>
    return HAL_ERROR;
 8006c5e:	2001      	movs	r0, #1
 8006c60:	e7eb      	b.n	8006c3a <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 8006c62:	2001      	movs	r0, #1
 8006c64:	e7e9      	b.n	8006c3a <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 8006c66:	2001      	movs	r0, #1
 8006c68:	e7e7      	b.n	8006c3a <I2C_RequestMemoryWrite+0x46>
 8006c6a:	bf00      	nop
 8006c6c:	80002000 	.word	0x80002000

08006c70 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8006c70:	b570      	push	{r4, r5, r6, lr}
 8006c72:	4604      	mov	r4, r0
 8006c74:	460d      	mov	r5, r1
 8006c76:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c78:	e004      	b.n	8006c84 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	f013 0f20 	tst.w	r3, #32
 8006c82:	d012      	beq.n	8006caa <I2C_WaitOnSTOPFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c84:	6823      	ldr	r3, [r4, #0]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	f013 0f20 	tst.w	r3, #32
 8006c8c:	d11b      	bne.n	8006cc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c8e:	4632      	mov	r2, r6
 8006c90:	4629      	mov	r1, r5
 8006c92:	4620      	mov	r0, r4
 8006c94:	f7ff feb5 	bl	8006a02 <I2C_IsErrorOccurred>
 8006c98:	b9b8      	cbnz	r0, 8006cca <I2C_WaitOnSTOPFlagUntilTimeout+0x5a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c9a:	f7fe f823 	bl	8004ce4 <HAL_GetTick>
 8006c9e:	1b80      	subs	r0, r0, r6
 8006ca0:	42a8      	cmp	r0, r5
 8006ca2:	d8ea      	bhi.n	8006c7a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 8006ca4:	2d00      	cmp	r5, #0
 8006ca6:	d1ed      	bne.n	8006c84 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
 8006ca8:	e7e7      	b.n	8006c7a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006caa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006cac:	f043 0320 	orr.w	r3, r3, #32
 8006cb0:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006cb2:	2320      	movs	r3, #32
 8006cb4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 8006cbe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8006cc2:	2001      	movs	r0, #1
 8006cc4:	e000      	b.n	8006cc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
  return HAL_OK;
 8006cc6:	2000      	movs	r0, #0
}
 8006cc8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006cca:	2001      	movs	r0, #1
 8006ccc:	e7fc      	b.n	8006cc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>

08006cce <HAL_I2C_Init>:
  if (hi2c == NULL)
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	d05f      	beq.n	8006d92 <HAL_I2C_Init+0xc4>
{
 8006cd2:	b510      	push	{r4, lr}
 8006cd4:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006cd6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d048      	beq.n	8006d70 <HAL_I2C_Init+0xa2>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006cde:	2324      	movs	r3, #36	@ 0x24
 8006ce0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8006ce4:	6822      	ldr	r2, [r4, #0]
 8006ce6:	6813      	ldr	r3, [r2, #0]
 8006ce8:	f023 0301 	bic.w	r3, r3, #1
 8006cec:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006cee:	6863      	ldr	r3, [r4, #4]
 8006cf0:	6822      	ldr	r2, [r4, #0]
 8006cf2:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8006cf6:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006cf8:	6822      	ldr	r2, [r4, #0]
 8006cfa:	6893      	ldr	r3, [r2, #8]
 8006cfc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006d00:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d02:	68e3      	ldr	r3, [r4, #12]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d038      	beq.n	8006d7a <HAL_I2C_Init+0xac>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006d08:	68a3      	ldr	r3, [r4, #8]
 8006d0a:	6822      	ldr	r2, [r4, #0]
 8006d0c:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 8006d10:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006d12:	68e3      	ldr	r3, [r4, #12]
 8006d14:	2b02      	cmp	r3, #2
 8006d16:	d036      	beq.n	8006d86 <HAL_I2C_Init+0xb8>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006d18:	6822      	ldr	r2, [r4, #0]
 8006d1a:	6853      	ldr	r3, [r2, #4]
 8006d1c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d20:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006d22:	6822      	ldr	r2, [r4, #0]
 8006d24:	6853      	ldr	r3, [r2, #4]
 8006d26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006d2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d2e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006d30:	6822      	ldr	r2, [r4, #0]
 8006d32:	68d3      	ldr	r3, [r2, #12]
 8006d34:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006d38:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006d3a:	6923      	ldr	r3, [r4, #16]
 8006d3c:	6962      	ldr	r2, [r4, #20]
 8006d3e:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006d40:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006d42:	6822      	ldr	r2, [r4, #0]
 8006d44:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006d48:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006d4a:	69e3      	ldr	r3, [r4, #28]
 8006d4c:	6a21      	ldr	r1, [r4, #32]
 8006d4e:	6822      	ldr	r2, [r4, #0]
 8006d50:	430b      	orrs	r3, r1
 8006d52:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8006d54:	6822      	ldr	r2, [r4, #0]
 8006d56:	6813      	ldr	r3, [r2, #0]
 8006d58:	f043 0301 	orr.w	r3, r3, #1
 8006d5c:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d5e:	2000      	movs	r0, #0
 8006d60:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006d62:	2320      	movs	r3, #32
 8006d64:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d68:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d6a:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8006d6e:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8006d70:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8006d74:	f7fd fa2a 	bl	80041cc <HAL_I2C_MspInit>
 8006d78:	e7b1      	b.n	8006cde <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006d7a:	68a3      	ldr	r3, [r4, #8]
 8006d7c:	6822      	ldr	r2, [r4, #0]
 8006d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d82:	6093      	str	r3, [r2, #8]
 8006d84:	e7c5      	b.n	8006d12 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006d86:	6822      	ldr	r2, [r4, #0]
 8006d88:	6853      	ldr	r3, [r2, #4]
 8006d8a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006d8e:	6053      	str	r3, [r2, #4]
 8006d90:	e7c7      	b.n	8006d22 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8006d92:	2001      	movs	r0, #1
}
 8006d94:	4770      	bx	lr

08006d96 <HAL_I2C_Mem_Write>:
{
 8006d96:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	460e      	mov	r6, r1
 8006d9e:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8006da2:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006da4:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8006da8:	b2c9      	uxtb	r1, r1
 8006daa:	2920      	cmp	r1, #32
 8006dac:	f040 80bb 	bne.w	8006f26 <HAL_I2C_Mem_Write+0x190>
 8006db0:	4604      	mov	r4, r0
 8006db2:	4690      	mov	r8, r2
 8006db4:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8006db6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006db8:	b1cb      	cbz	r3, 8006dee <HAL_I2C_Mem_Write+0x58>
 8006dba:	f1ba 0f00 	cmp.w	sl, #0
 8006dbe:	d016      	beq.n	8006dee <HAL_I2C_Mem_Write+0x58>
    __HAL_LOCK(hi2c);
 8006dc0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	f000 80b2 	beq.w	8006f2e <HAL_I2C_Mem_Write+0x198>
 8006dca:	f04f 0b01 	mov.w	fp, #1
 8006dce:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8006dd2:	f7fd ff87 	bl	8004ce4 <HAL_GetTick>
 8006dd6:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006dd8:	9000      	str	r0, [sp, #0]
 8006dda:	2319      	movs	r3, #25
 8006ddc:	465a      	mov	r2, fp
 8006dde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006de2:	4620      	mov	r0, r4
 8006de4:	f7ff fec7 	bl	8006b76 <I2C_WaitOnFlagUntilTimeout>
 8006de8:	b130      	cbz	r0, 8006df8 <HAL_I2C_Mem_Write+0x62>
      return HAL_ERROR;
 8006dea:	2001      	movs	r0, #1
 8006dec:	e09c      	b.n	8006f28 <HAL_I2C_Mem_Write+0x192>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006dee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006df2:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8006df4:	2001      	movs	r0, #1
 8006df6:	e097      	b.n	8006f28 <HAL_I2C_Mem_Write+0x192>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006df8:	2321      	movs	r3, #33	@ 0x21
 8006dfa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006dfe:	2340      	movs	r3, #64	@ 0x40
 8006e00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e04:	2300      	movs	r3, #0
 8006e06:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8006e08:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e0a:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006e0c:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006e10:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e12:	9701      	str	r7, [sp, #4]
 8006e14:	9500      	str	r5, [sp, #0]
 8006e16:	464b      	mov	r3, r9
 8006e18:	4642      	mov	r2, r8
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	f7ff fee9 	bl	8006bf4 <I2C_RequestMemoryWrite>
 8006e22:	b970      	cbnz	r0, 8006e42 <HAL_I2C_Mem_Write+0xac>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e24:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	2bff      	cmp	r3, #255	@ 0xff
 8006e2a:	d90f      	bls.n	8006e4c <HAL_I2C_Mem_Write+0xb6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e2c:	22ff      	movs	r2, #255	@ 0xff
 8006e2e:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006e30:	2300      	movs	r3, #0
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e38:	4631      	mov	r1, r6
 8006e3a:	4620      	mov	r0, r4
 8006e3c:	f7ff fdc3 	bl	80069c6 <I2C_TransferConfig>
 8006e40:	e021      	b.n	8006e86 <HAL_I2C_Mem_Write+0xf0>
      __HAL_UNLOCK(hi2c);
 8006e42:	2300      	movs	r3, #0
 8006e44:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8006e48:	4658      	mov	r0, fp
 8006e4a:	e06d      	b.n	8006f28 <HAL_I2C_Mem_Write+0x192>
      hi2c->XferSize = hi2c->XferCount;
 8006e4c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006e4e:	b292      	uxth	r2, r2
 8006e50:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006e52:	2300      	movs	r3, #0
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e5a:	b2d2      	uxtb	r2, r2
 8006e5c:	4631      	mov	r1, r6
 8006e5e:	4620      	mov	r0, r4
 8006e60:	f7ff fdb1 	bl	80069c6 <I2C_TransferConfig>
 8006e64:	e00f      	b.n	8006e86 <HAL_I2C_Mem_Write+0xf0>
          hi2c->XferSize = hi2c->XferCount;
 8006e66:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006e68:	b292      	uxth	r2, r2
 8006e6a:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	9300      	str	r3, [sp, #0]
 8006e70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e74:	b2d2      	uxtb	r2, r2
 8006e76:	4631      	mov	r1, r6
 8006e78:	4620      	mov	r0, r4
 8006e7a:	f7ff fda4 	bl	80069c6 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8006e7e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d033      	beq.n	8006eee <HAL_I2C_Mem_Write+0x158>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e86:	463a      	mov	r2, r7
 8006e88:	4629      	mov	r1, r5
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	f7ff fe43 	bl	8006b16 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e90:	2800      	cmp	r0, #0
 8006e92:	d14e      	bne.n	8006f32 <HAL_I2C_Mem_Write+0x19c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e94:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006e96:	6823      	ldr	r3, [r4, #0]
 8006e98:	7812      	ldrb	r2, [r2, #0]
 8006e9a:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8006e9c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006ea2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006eac:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8006eae:	3b01      	subs	r3, #1
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006eb4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006eb6:	b292      	uxth	r2, r2
 8006eb8:	2a00      	cmp	r2, #0
 8006eba:	d0e0      	beq.n	8006e7e <HAL_I2C_Mem_Write+0xe8>
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d1de      	bne.n	8006e7e <HAL_I2C_Mem_Write+0xe8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ec0:	9700      	str	r7, [sp, #0]
 8006ec2:	462b      	mov	r3, r5
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	2180      	movs	r1, #128	@ 0x80
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f7ff fe54 	bl	8006b76 <I2C_WaitOnFlagUntilTimeout>
 8006ece:	bb90      	cbnz	r0, 8006f36 <HAL_I2C_Mem_Write+0x1a0>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ed0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	2bff      	cmp	r3, #255	@ 0xff
 8006ed6:	d9c6      	bls.n	8006e66 <HAL_I2C_Mem_Write+0xd0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ed8:	22ff      	movs	r2, #255	@ 0xff
 8006eda:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006edc:	2300      	movs	r3, #0
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ee4:	4631      	mov	r1, r6
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f7ff fd6d 	bl	80069c6 <I2C_TransferConfig>
 8006eec:	e7c7      	b.n	8006e7e <HAL_I2C_Mem_Write+0xe8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006eee:	463a      	mov	r2, r7
 8006ef0:	4629      	mov	r1, r5
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	f7ff febc 	bl	8006c70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ef8:	b9f8      	cbnz	r0, 8006f3a <HAL_I2C_Mem_Write+0x1a4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006efa:	6823      	ldr	r3, [r4, #0]
 8006efc:	2220      	movs	r2, #32
 8006efe:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006f00:	6821      	ldr	r1, [r4, #0]
 8006f02:	684b      	ldr	r3, [r1, #4]
 8006f04:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8006f08:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8006f0c:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8006f10:	f023 0301 	bic.w	r3, r3, #1
 8006f14:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006f16:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8006f20:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8006f24:	e000      	b.n	8006f28 <HAL_I2C_Mem_Write+0x192>
    return HAL_BUSY;
 8006f26:	2002      	movs	r0, #2
}
 8006f28:	b003      	add	sp, #12
 8006f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8006f2e:	2002      	movs	r0, #2
 8006f30:	e7fa      	b.n	8006f28 <HAL_I2C_Mem_Write+0x192>
        return HAL_ERROR;
 8006f32:	2001      	movs	r0, #1
 8006f34:	e7f8      	b.n	8006f28 <HAL_I2C_Mem_Write+0x192>
          return HAL_ERROR;
 8006f36:	2001      	movs	r0, #1
 8006f38:	e7f6      	b.n	8006f28 <HAL_I2C_Mem_Write+0x192>
      return HAL_ERROR;
 8006f3a:	2001      	movs	r0, #1
 8006f3c:	e7f4      	b.n	8006f28 <HAL_I2C_Mem_Write+0x192>

08006f3e <HAL_I2C_IsDeviceReady>:
{
 8006f3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f42:	b085      	sub	sp, #20
 8006f44:	461d      	mov	r5, r3
  __IO uint32_t I2C_Trials = 0UL;
 8006f46:	2300      	movs	r3, #0
 8006f48:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f4a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b20      	cmp	r3, #32
 8006f52:	f040 8089 	bne.w	8007068 <HAL_I2C_IsDeviceReady+0x12a>
 8006f56:	4606      	mov	r6, r0
 8006f58:	4688      	mov	r8, r1
 8006f5a:	4691      	mov	r9, r2
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006f5c:	6803      	ldr	r3, [r0, #0]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006f64:	f040 8082 	bne.w	800706c <HAL_I2C_IsDeviceReady+0x12e>
    __HAL_LOCK(hi2c);
 8006f68:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d07f      	beq.n	8007070 <HAL_I2C_IsDeviceReady+0x132>
 8006f70:	2301      	movs	r3, #1
 8006f72:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f76:	2324      	movs	r3, #36	@ 0x24
 8006f78:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	6443      	str	r3, [r0, #68]	@ 0x44
 8006f80:	e041      	b.n	8007006 <HAL_I2C_IsDeviceReady+0xc8>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8006f82:	f3c8 0309 	ubfx	r3, r8, #0, #10
 8006f86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006f8a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006f8e:	e043      	b.n	8007018 <HAL_I2C_IsDeviceReady+0xda>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f90:	6833      	ldr	r3, [r6, #0]
 8006f92:	699c      	ldr	r4, [r3, #24]
 8006f94:	f3c4 1440 	ubfx	r4, r4, #5, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006f98:	699b      	ldr	r3, [r3, #24]
 8006f9a:	f3c3 1300 	ubfx	r3, r3, #4, #1
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006f9e:	b9c4      	cbnz	r4, 8006fd2 <HAL_I2C_IsDeviceReady+0x94>
 8006fa0:	b9bb      	cbnz	r3, 8006fd2 <HAL_I2C_IsDeviceReady+0x94>
        if (Timeout != HAL_MAX_DELAY)
 8006fa2:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006fa6:	d0f3      	beq.n	8006f90 <HAL_I2C_IsDeviceReady+0x52>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006fa8:	f7fd fe9c 	bl	8004ce4 <HAL_GetTick>
 8006fac:	1bc0      	subs	r0, r0, r7
 8006fae:	42a8      	cmp	r0, r5
 8006fb0:	d801      	bhi.n	8006fb6 <HAL_I2C_IsDeviceReady+0x78>
 8006fb2:	2d00      	cmp	r5, #0
 8006fb4:	d1ec      	bne.n	8006f90 <HAL_I2C_IsDeviceReady+0x52>
            hi2c->State = HAL_I2C_STATE_READY;
 8006fb6:	2320      	movs	r3, #32
 8006fb8:	f886 3041 	strb.w	r3, [r6, #65]	@ 0x41
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fbc:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8006fbe:	f043 0320 	orr.w	r3, r3, #32
 8006fc2:	6473      	str	r3, [r6, #68]	@ 0x44
            __HAL_UNLOCK(hi2c);
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	f886 3040 	strb.w	r3, [r6, #64]	@ 0x40
            return HAL_ERROR;
 8006fca:	2001      	movs	r0, #1
}
 8006fcc:	b005      	add	sp, #20
 8006fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006fd2:	6833      	ldr	r3, [r6, #0]
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	f013 0f10 	tst.w	r3, #16
 8006fda:	d02a      	beq.n	8007032 <HAL_I2C_IsDeviceReady+0xf4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006fdc:	9700      	str	r7, [sp, #0]
 8006fde:	462b      	mov	r3, r5
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2120      	movs	r1, #32
 8006fe4:	4630      	mov	r0, r6
 8006fe6:	f7ff fdc6 	bl	8006b76 <I2C_WaitOnFlagUntilTimeout>
 8006fea:	2800      	cmp	r0, #0
 8006fec:	d144      	bne.n	8007078 <HAL_I2C_IsDeviceReady+0x13a>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fee:	6833      	ldr	r3, [r6, #0]
 8006ff0:	2210      	movs	r2, #16
 8006ff2:	61da      	str	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ff4:	6833      	ldr	r3, [r6, #0]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	61da      	str	r2, [r3, #28]
      I2C_Trials++;
 8006ffa:	9b03      	ldr	r3, [sp, #12]
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	9303      	str	r3, [sp, #12]
    } while (I2C_Trials < Trials);
 8007000:	9b03      	ldr	r3, [sp, #12]
 8007002:	454b      	cmp	r3, r9
 8007004:	d226      	bcs.n	8007054 <HAL_I2C_IsDeviceReady+0x116>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8007006:	68f3      	ldr	r3, [r6, #12]
 8007008:	2b01      	cmp	r3, #1
 800700a:	d0ba      	beq.n	8006f82 <HAL_I2C_IsDeviceReady+0x44>
 800700c:	f3c8 0309 	ubfx	r3, r8, #0, #10
 8007010:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007014:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8007018:	6832      	ldr	r2, [r6, #0]
 800701a:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 800701c:	f7fd fe62 	bl	8004ce4 <HAL_GetTick>
 8007020:	4607      	mov	r7, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007022:	6833      	ldr	r3, [r6, #0]
 8007024:	699c      	ldr	r4, [r3, #24]
 8007026:	f3c4 1440 	ubfx	r4, r4, #5, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800702a:	699b      	ldr	r3, [r3, #24]
 800702c:	f3c3 1300 	ubfx	r3, r3, #4, #1
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007030:	e7b5      	b.n	8006f9e <HAL_I2C_IsDeviceReady+0x60>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007032:	9700      	str	r7, [sp, #0]
 8007034:	462b      	mov	r3, r5
 8007036:	2200      	movs	r2, #0
 8007038:	2120      	movs	r1, #32
 800703a:	4630      	mov	r0, r6
 800703c:	f7ff fd9b 	bl	8006b76 <I2C_WaitOnFlagUntilTimeout>
 8007040:	b9c0      	cbnz	r0, 8007074 <HAL_I2C_IsDeviceReady+0x136>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007042:	6832      	ldr	r2, [r6, #0]
 8007044:	2320      	movs	r3, #32
 8007046:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8007048:	f886 3041 	strb.w	r3, [r6, #65]	@ 0x41
        __HAL_UNLOCK(hi2c);
 800704c:	2300      	movs	r3, #0
 800704e:	f886 3040 	strb.w	r3, [r6, #64]	@ 0x40
        return HAL_OK;
 8007052:	e7bb      	b.n	8006fcc <HAL_I2C_IsDeviceReady+0x8e>
    hi2c->State = HAL_I2C_STATE_READY;
 8007054:	f886 2041 	strb.w	r2, [r6, #65]	@ 0x41
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007058:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 800705a:	4313      	orrs	r3, r2
 800705c:	6473      	str	r3, [r6, #68]	@ 0x44
    __HAL_UNLOCK(hi2c);
 800705e:	2300      	movs	r3, #0
 8007060:	f886 3040 	strb.w	r3, [r6, #64]	@ 0x40
    return HAL_ERROR;
 8007064:	2001      	movs	r0, #1
 8007066:	e7b1      	b.n	8006fcc <HAL_I2C_IsDeviceReady+0x8e>
    return HAL_BUSY;
 8007068:	2002      	movs	r0, #2
 800706a:	e7af      	b.n	8006fcc <HAL_I2C_IsDeviceReady+0x8e>
      return HAL_BUSY;
 800706c:	2002      	movs	r0, #2
 800706e:	e7ad      	b.n	8006fcc <HAL_I2C_IsDeviceReady+0x8e>
    __HAL_LOCK(hi2c);
 8007070:	2002      	movs	r0, #2
 8007072:	e7ab      	b.n	8006fcc <HAL_I2C_IsDeviceReady+0x8e>
          return HAL_ERROR;
 8007074:	2001      	movs	r0, #1
 8007076:	e7a9      	b.n	8006fcc <HAL_I2C_IsDeviceReady+0x8e>
          return HAL_ERROR;
 8007078:	2001      	movs	r0, #1
 800707a:	e7a7      	b.n	8006fcc <HAL_I2C_IsDeviceReady+0x8e>

0800707c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800707c:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800707e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8007082:	b2d2      	uxtb	r2, r2
 8007084:	2a20      	cmp	r2, #32
 8007086:	d123      	bne.n	80070d0 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007088:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800708c:	2a01      	cmp	r2, #1
 800708e:	d021      	beq.n	80070d4 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8007090:	2201      	movs	r2, #1
 8007092:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007096:	2224      	movs	r2, #36	@ 0x24
 8007098:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800709c:	6800      	ldr	r0, [r0, #0]
 800709e:	6802      	ldr	r2, [r0, #0]
 80070a0:	f022 0201 	bic.w	r2, r2, #1
 80070a4:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80070a6:	6818      	ldr	r0, [r3, #0]
 80070a8:	6802      	ldr	r2, [r0, #0]
 80070aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070ae:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80070b0:	6818      	ldr	r0, [r3, #0]
 80070b2:	6802      	ldr	r2, [r0, #0]
 80070b4:	4311      	orrs	r1, r2
 80070b6:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80070b8:	6819      	ldr	r1, [r3, #0]
 80070ba:	680a      	ldr	r2, [r1, #0]
 80070bc:	f042 0201 	orr.w	r2, r2, #1
 80070c0:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80070c2:	2220      	movs	r2, #32
 80070c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070c8:	2000      	movs	r0, #0
 80070ca:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 80070ce:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80070d0:	2002      	movs	r0, #2
 80070d2:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80070d4:	2002      	movs	r0, #2
  }
}
 80070d6:	4770      	bx	lr

080070d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80070d8:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070da:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80070de:	b2d2      	uxtb	r2, r2
 80070e0:	2a20      	cmp	r2, #32
 80070e2:	d121      	bne.n	8007128 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070e4:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80070e8:	2a01      	cmp	r2, #1
 80070ea:	d01f      	beq.n	800712c <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80070ec:	2201      	movs	r2, #1
 80070ee:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80070f2:	2224      	movs	r2, #36	@ 0x24
 80070f4:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80070f8:	6800      	ldr	r0, [r0, #0]
 80070fa:	6802      	ldr	r2, [r0, #0]
 80070fc:	f022 0201 	bic.w	r2, r2, #1
 8007100:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007102:	6818      	ldr	r0, [r3, #0]
 8007104:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007106:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800710a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800710e:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007110:	6819      	ldr	r1, [r3, #0]
 8007112:	680a      	ldr	r2, [r1, #0]
 8007114:	f042 0201 	orr.w	r2, r2, #1
 8007118:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800711a:	2220      	movs	r2, #32
 800711c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007120:	2000      	movs	r0, #0
 8007122:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8007126:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8007128:	2002      	movs	r0, #2
 800712a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800712c:	2002      	movs	r0, #2
  }
}
 800712e:	4770      	bx	lr

08007130 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007130:	2800      	cmp	r0, #0
 8007132:	d136      	bne.n	80071a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007134:	4b3e      	ldr	r3, [pc, #248]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800713c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007140:	d008      	beq.n	8007154 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007142:	4a3b      	ldr	r2, [pc, #236]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8007144:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8007148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800714c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007150:	2000      	movs	r0, #0
 8007152:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007154:	4a36      	ldr	r2, [pc, #216]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8007156:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800715a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800715e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007162:	6813      	ldr	r3, [r2, #0]
 8007164:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007168:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800716c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800716e:	4b31      	ldr	r3, [pc, #196]	@ (8007234 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2232      	movs	r2, #50	@ 0x32
 8007174:	fb02 f303 	mul.w	r3, r2, r3
 8007178:	4a2f      	ldr	r2, [pc, #188]	@ (8007238 <HAL_PWREx_ControlVoltageScaling+0x108>)
 800717a:	fba2 2303 	umull	r2, r3, r2, r3
 800717e:	0c9b      	lsrs	r3, r3, #18
 8007180:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007182:	e000      	b.n	8007186 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8007184:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007186:	4a2a      	ldr	r2, [pc, #168]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8007188:	6952      	ldr	r2, [r2, #20]
 800718a:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800718e:	d001      	beq.n	8007194 <HAL_PWREx_ControlVoltageScaling+0x64>
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1f7      	bne.n	8007184 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007194:	4b26      	ldr	r3, [pc, #152]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8007196:	695b      	ldr	r3, [r3, #20]
 8007198:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800719c:	d144      	bne.n	8007228 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 800719e:	2000      	movs	r0, #0
 80071a0:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80071a2:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80071a6:	d008      	beq.n	80071ba <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80071a8:	4a21      	ldr	r2, [pc, #132]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80071aa:	6813      	ldr	r3, [r2, #0]
 80071ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80071b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80071b4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80071b6:	2000      	movs	r0, #0
 80071b8:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071ba:	4b1d      	ldr	r3, [pc, #116]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071c6:	d008      	beq.n	80071da <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071c8:	4a19      	ldr	r2, [pc, #100]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80071ca:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80071ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071d2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  return HAL_OK;
 80071d6:	2000      	movs	r0, #0
 80071d8:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071da:	4a15      	ldr	r2, [pc, #84]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80071dc:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80071e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80071e8:	6813      	ldr	r3, [r2, #0]
 80071ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80071ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80071f2:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80071f4:	4b0f      	ldr	r3, [pc, #60]	@ (8007234 <HAL_PWREx_ControlVoltageScaling+0x104>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2232      	movs	r2, #50	@ 0x32
 80071fa:	fb02 f303 	mul.w	r3, r2, r3
 80071fe:	4a0e      	ldr	r2, [pc, #56]	@ (8007238 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8007200:	fba2 2303 	umull	r2, r3, r2, r3
 8007204:	0c9b      	lsrs	r3, r3, #18
 8007206:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007208:	e000      	b.n	800720c <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 800720a:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800720c:	4a08      	ldr	r2, [pc, #32]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800720e:	6952      	ldr	r2, [r2, #20]
 8007210:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8007214:	d001      	beq.n	800721a <HAL_PWREx_ControlVoltageScaling+0xea>
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1f7      	bne.n	800720a <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800721a:	4b05      	ldr	r3, [pc, #20]	@ (8007230 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8007222:	d103      	bne.n	800722c <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8007224:	2000      	movs	r0, #0
 8007226:	4770      	bx	lr
        return HAL_TIMEOUT;
 8007228:	2003      	movs	r0, #3
 800722a:	4770      	bx	lr
        return HAL_TIMEOUT;
 800722c:	2003      	movs	r0, #3
}
 800722e:	4770      	bx	lr
 8007230:	40007000 	.word	0x40007000
 8007234:	2000004c 	.word	0x2000004c
 8007238:	431bde83 	.word	0x431bde83

0800723c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800723c:	4a02      	ldr	r2, [pc, #8]	@ (8007248 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800723e:	6893      	ldr	r3, [r2, #8]
 8007240:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007244:	6093      	str	r3, [r2, #8]
}
 8007246:	4770      	bx	lr
 8007248:	40007000 	.word	0x40007000

0800724c <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800724c:	4b12      	ldr	r3, [pc, #72]	@ (8007298 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800724e:	68da      	ldr	r2, [r3, #12]
 8007250:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800725a:	3301      	adds	r3, #1

  switch (pllsource)
 800725c:	2a03      	cmp	r2, #3
 800725e:	d011      	beq.n	8007284 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007260:	480e      	ldr	r0, [pc, #56]	@ (800729c <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8007262:	fbb0 f0f3 	udiv	r0, r0, r3
 8007266:	4b0c      	ldr	r3, [pc, #48]	@ (8007298 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800726e:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007272:	4b09      	ldr	r3, [pc, #36]	@ (8007298 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800727a:	3301      	adds	r3, #1
 800727c:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 800727e:	fbb0 f0f3 	udiv	r0, r0, r3
 8007282:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007284:	4806      	ldr	r0, [pc, #24]	@ (80072a0 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8007286:	fbb0 f0f3 	udiv	r0, r0, r3
 800728a:	4b03      	ldr	r3, [pc, #12]	@ (8007298 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8007292:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8007296:	e7ec      	b.n	8007272 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8007298:	40021000 	.word	0x40021000
 800729c:	00f42400 	.word	0x00f42400
 80072a0:	00b71b00 	.word	0x00b71b00

080072a4 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80072a4:	2800      	cmp	r0, #0
 80072a6:	f000 824f 	beq.w	8007748 <HAL_RCC_OscConfig+0x4a4>
{
 80072aa:	b570      	push	{r4, r5, r6, lr}
 80072ac:	b082      	sub	sp, #8
 80072ae:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072b0:	6803      	ldr	r3, [r0, #0]
 80072b2:	f013 0f01 	tst.w	r3, #1
 80072b6:	d037      	beq.n	8007328 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072b8:	4aa4      	ldr	r2, [pc, #656]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80072ba:	6893      	ldr	r3, [r2, #8]
 80072bc:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072c0:	68d2      	ldr	r2, [r2, #12]
 80072c2:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80072c6:	2b0c      	cmp	r3, #12
 80072c8:	d023      	beq.n	8007312 <HAL_RCC_OscConfig+0x6e>
 80072ca:	2b08      	cmp	r3, #8
 80072cc:	d023      	beq.n	8007316 <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072ce:	6863      	ldr	r3, [r4, #4]
 80072d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072d4:	d04e      	beq.n	8007374 <HAL_RCC_OscConfig+0xd0>
 80072d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072da:	d051      	beq.n	8007380 <HAL_RCC_OscConfig+0xdc>
 80072dc:	4b9b      	ldr	r3, [pc, #620]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80072ec:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80072ee:	6863      	ldr	r3, [r4, #4]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d052      	beq.n	800739a <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 80072f4:	f7fd fcf6 	bl	8004ce4 <HAL_GetTick>
 80072f8:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072fa:	4b94      	ldr	r3, [pc, #592]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8007302:	d111      	bne.n	8007328 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007304:	f7fd fcee 	bl	8004ce4 <HAL_GetTick>
 8007308:	1b40      	subs	r0, r0, r5
 800730a:	2864      	cmp	r0, #100	@ 0x64
 800730c:	d9f5      	bls.n	80072fa <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 800730e:	2003      	movs	r0, #3
 8007310:	e223      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007312:	2a03      	cmp	r2, #3
 8007314:	d1d9      	bne.n	80072ca <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007316:	4b8d      	ldr	r3, [pc, #564]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800731e:	d003      	beq.n	8007328 <HAL_RCC_OscConfig+0x84>
 8007320:	6863      	ldr	r3, [r4, #4]
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 8212 	beq.w	800774c <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007328:	6823      	ldr	r3, [r4, #0]
 800732a:	f013 0f02 	tst.w	r3, #2
 800732e:	d05d      	beq.n	80073ec <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007330:	4a86      	ldr	r2, [pc, #536]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 8007332:	6893      	ldr	r3, [r2, #8]
 8007334:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007338:	68d2      	ldr	r2, [r2, #12]
 800733a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800733e:	2b0c      	cmp	r3, #12
 8007340:	d03a      	beq.n	80073b8 <HAL_RCC_OscConfig+0x114>
 8007342:	2b04      	cmp	r3, #4
 8007344:	d03a      	beq.n	80073bc <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007346:	68e3      	ldr	r3, [r4, #12]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d075      	beq.n	8007438 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 800734c:	4a7f      	ldr	r2, [pc, #508]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 800734e:	6813      	ldr	r3, [r2, #0]
 8007350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007354:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007356:	f7fd fcc5 	bl	8004ce4 <HAL_GetTick>
 800735a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800735c:	4b7b      	ldr	r3, [pc, #492]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8007364:	d15f      	bne.n	8007426 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007366:	f7fd fcbd 	bl	8004ce4 <HAL_GetTick>
 800736a:	1b40      	subs	r0, r0, r5
 800736c:	2802      	cmp	r0, #2
 800736e:	d9f5      	bls.n	800735c <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8007370:	2003      	movs	r0, #3
 8007372:	e1f2      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007374:	4a75      	ldr	r2, [pc, #468]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 8007376:	6813      	ldr	r3, [r2, #0]
 8007378:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800737c:	6013      	str	r3, [r2, #0]
 800737e:	e7b6      	b.n	80072ee <HAL_RCC_OscConfig+0x4a>
 8007380:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007384:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800738e:	601a      	str	r2, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007396:	601a      	str	r2, [r3, #0]
 8007398:	e7a9      	b.n	80072ee <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 800739a:	f7fd fca3 	bl	8004ce4 <HAL_GetTick>
 800739e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80073a0:	4b6a      	ldr	r3, [pc, #424]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80073a8:	d0be      	beq.n	8007328 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073aa:	f7fd fc9b 	bl	8004ce4 <HAL_GetTick>
 80073ae:	1b40      	subs	r0, r0, r5
 80073b0:	2864      	cmp	r0, #100	@ 0x64
 80073b2:	d9f5      	bls.n	80073a0 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 80073b4:	2003      	movs	r0, #3
 80073b6:	e1d0      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80073b8:	2a02      	cmp	r2, #2
 80073ba:	d1c2      	bne.n	8007342 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80073bc:	4b63      	ldr	r3, [pc, #396]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80073c4:	d003      	beq.n	80073ce <HAL_RCC_OscConfig+0x12a>
 80073c6:	68e3      	ldr	r3, [r4, #12]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f000 81c1 	beq.w	8007750 <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073ce:	4a5f      	ldr	r2, [pc, #380]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80073d0:	6853      	ldr	r3, [r2, #4]
 80073d2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80073d6:	6921      	ldr	r1, [r4, #16]
 80073d8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80073dc:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80073de:	4b5c      	ldr	r3, [pc, #368]	@ (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80073e0:	6818      	ldr	r0, [r3, #0]
 80073e2:	f7fd fc3b 	bl	8004c5c <HAL_InitTick>
 80073e6:	2800      	cmp	r0, #0
 80073e8:	f040 81b4 	bne.w	8007754 <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	f013 0f08 	tst.w	r3, #8
 80073f2:	d04c      	beq.n	800748e <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80073f4:	6963      	ldr	r3, [r4, #20]
 80073f6:	b39b      	cbz	r3, 8007460 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 80073f8:	4a54      	ldr	r2, [pc, #336]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80073fa:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80073fe:	f043 0301 	orr.w	r3, r3, #1
 8007402:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8007406:	f7fd fc6d 	bl	8004ce4 <HAL_GetTick>
 800740a:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800740c:	4b4f      	ldr	r3, [pc, #316]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 800740e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007412:	f013 0f02 	tst.w	r3, #2
 8007416:	d13a      	bne.n	800748e <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007418:	f7fd fc64 	bl	8004ce4 <HAL_GetTick>
 800741c:	1b40      	subs	r0, r0, r5
 800741e:	2802      	cmp	r0, #2
 8007420:	d9f4      	bls.n	800740c <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8007422:	2003      	movs	r0, #3
 8007424:	e199      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007426:	4a49      	ldr	r2, [pc, #292]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 8007428:	6853      	ldr	r3, [r2, #4]
 800742a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800742e:	6921      	ldr	r1, [r4, #16]
 8007430:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007434:	6053      	str	r3, [r2, #4]
 8007436:	e7d9      	b.n	80073ec <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8007438:	4a44      	ldr	r2, [pc, #272]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 800743a:	6813      	ldr	r3, [r2, #0]
 800743c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007440:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007442:	f7fd fc4f 	bl	8004ce4 <HAL_GetTick>
 8007446:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007448:	4b40      	ldr	r3, [pc, #256]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8007450:	d0cc      	beq.n	80073ec <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007452:	f7fd fc47 	bl	8004ce4 <HAL_GetTick>
 8007456:	1b40      	subs	r0, r0, r5
 8007458:	2802      	cmp	r0, #2
 800745a:	d9f5      	bls.n	8007448 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 800745c:	2003      	movs	r0, #3
 800745e:	e17c      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 8007460:	4a3a      	ldr	r2, [pc, #232]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 8007462:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8007466:	f023 0301 	bic.w	r3, r3, #1
 800746a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800746e:	f7fd fc39 	bl	8004ce4 <HAL_GetTick>
 8007472:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007474:	4b35      	ldr	r3, [pc, #212]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 8007476:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800747a:	f013 0f02 	tst.w	r3, #2
 800747e:	d006      	beq.n	800748e <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007480:	f7fd fc30 	bl	8004ce4 <HAL_GetTick>
 8007484:	1b40      	subs	r0, r0, r5
 8007486:	2802      	cmp	r0, #2
 8007488:	d9f4      	bls.n	8007474 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 800748a:	2003      	movs	r0, #3
 800748c:	e165      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800748e:	6823      	ldr	r3, [r4, #0]
 8007490:	f013 0f04 	tst.w	r3, #4
 8007494:	f000 8081 	beq.w	800759a <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007498:	4b2c      	ldr	r3, [pc, #176]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 800749a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800749c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80074a0:	d136      	bne.n	8007510 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 80074a2:	4b2a      	ldr	r3, [pc, #168]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80074a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80074a6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80074aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80074ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074b2:	9301      	str	r3, [sp, #4]
 80074b4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80074b6:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074b8:	4b26      	ldr	r3, [pc, #152]	@ (8007554 <HAL_RCC_OscConfig+0x2b0>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80074c0:	d028      	beq.n	8007514 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074c2:	68a3      	ldr	r3, [r4, #8]
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d039      	beq.n	800753c <HAL_RCC_OscConfig+0x298>
 80074c8:	2b05      	cmp	r3, #5
 80074ca:	d045      	beq.n	8007558 <HAL_RCC_OscConfig+0x2b4>
 80074cc:	4b1f      	ldr	r3, [pc, #124]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80074ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80074d2:	f022 0201 	bic.w	r2, r2, #1
 80074d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80074da:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80074de:	f022 0204 	bic.w	r2, r2, #4
 80074e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80074e6:	68a3      	ldr	r3, [r4, #8]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d043      	beq.n	8007574 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 80074ec:	f7fd fbfa 	bl	8004ce4 <HAL_GetTick>
 80074f0:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074f2:	4b16      	ldr	r3, [pc, #88]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 80074f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074f8:	f013 0f02 	tst.w	r3, #2
 80074fc:	d14c      	bne.n	8007598 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074fe:	f7fd fbf1 	bl	8004ce4 <HAL_GetTick>
 8007502:	1b80      	subs	r0, r0, r6
 8007504:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007508:	4298      	cmp	r0, r3
 800750a:	d9f2      	bls.n	80074f2 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 800750c:	2003      	movs	r0, #3
 800750e:	e124      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 8007510:	2500      	movs	r5, #0
 8007512:	e7d1      	b.n	80074b8 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007514:	4a0f      	ldr	r2, [pc, #60]	@ (8007554 <HAL_RCC_OscConfig+0x2b0>)
 8007516:	6813      	ldr	r3, [r2, #0]
 8007518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800751c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800751e:	f7fd fbe1 	bl	8004ce4 <HAL_GetTick>
 8007522:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007524:	4b0b      	ldr	r3, [pc, #44]	@ (8007554 <HAL_RCC_OscConfig+0x2b0>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800752c:	d1c9      	bne.n	80074c2 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800752e:	f7fd fbd9 	bl	8004ce4 <HAL_GetTick>
 8007532:	1b80      	subs	r0, r0, r6
 8007534:	2802      	cmp	r0, #2
 8007536:	d9f5      	bls.n	8007524 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8007538:	2003      	movs	r0, #3
 800753a:	e10e      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800753c:	4a03      	ldr	r2, [pc, #12]	@ (800754c <HAL_RCC_OscConfig+0x2a8>)
 800753e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8007542:	f043 0301 	orr.w	r3, r3, #1
 8007546:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800754a:	e7cc      	b.n	80074e6 <HAL_RCC_OscConfig+0x242>
 800754c:	40021000 	.word	0x40021000
 8007550:	20000054 	.word	0x20000054
 8007554:	40007000 	.word	0x40007000
 8007558:	4b88      	ldr	r3, [pc, #544]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 800755a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800755e:	f042 0204 	orr.w	r2, r2, #4
 8007562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8007566:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800756a:	f042 0201 	orr.w	r2, r2, #1
 800756e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8007572:	e7b8      	b.n	80074e6 <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8007574:	f7fd fbb6 	bl	8004ce4 <HAL_GetTick>
 8007578:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800757a:	4b80      	ldr	r3, [pc, #512]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 800757c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007580:	f013 0f02 	tst.w	r3, #2
 8007584:	d008      	beq.n	8007598 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007586:	f7fd fbad 	bl	8004ce4 <HAL_GetTick>
 800758a:	1b80      	subs	r0, r0, r6
 800758c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007590:	4298      	cmp	r0, r3
 8007592:	d9f2      	bls.n	800757a <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 8007594:	2003      	movs	r0, #3
 8007596:	e0e0      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
    if (pwrclkchanged == SET)
 8007598:	b9e5      	cbnz	r5, 80075d4 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	f013 0f20 	tst.w	r3, #32
 80075a0:	d035      	beq.n	800760e <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80075a2:	69a3      	ldr	r3, [r4, #24]
 80075a4:	b1e3      	cbz	r3, 80075e0 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 80075a6:	4a75      	ldr	r2, [pc, #468]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 80075a8:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80075ac:	f043 0301 	orr.w	r3, r3, #1
 80075b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80075b4:	f7fd fb96 	bl	8004ce4 <HAL_GetTick>
 80075b8:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80075ba:	4b70      	ldr	r3, [pc, #448]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 80075bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075c0:	f013 0f02 	tst.w	r3, #2
 80075c4:	d123      	bne.n	800760e <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80075c6:	f7fd fb8d 	bl	8004ce4 <HAL_GetTick>
 80075ca:	1b40      	subs	r0, r0, r5
 80075cc:	2802      	cmp	r0, #2
 80075ce:	d9f4      	bls.n	80075ba <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 80075d0:	2003      	movs	r0, #3
 80075d2:	e0c2      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80075d4:	4a69      	ldr	r2, [pc, #420]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 80075d6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80075d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80075de:	e7dc      	b.n	800759a <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 80075e0:	4a66      	ldr	r2, [pc, #408]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 80075e2:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80075e6:	f023 0301 	bic.w	r3, r3, #1
 80075ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80075ee:	f7fd fb79 	bl	8004ce4 <HAL_GetTick>
 80075f2:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80075f4:	4b61      	ldr	r3, [pc, #388]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 80075f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075fa:	f013 0f02 	tst.w	r3, #2
 80075fe:	d006      	beq.n	800760e <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007600:	f7fd fb70 	bl	8004ce4 <HAL_GetTick>
 8007604:	1b40      	subs	r0, r0, r5
 8007606:	2802      	cmp	r0, #2
 8007608:	d9f4      	bls.n	80075f4 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 800760a:	2003      	movs	r0, #3
 800760c:	e0a5      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800760e:	69e3      	ldr	r3, [r4, #28]
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 80a1 	beq.w	8007758 <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007616:	4a59      	ldr	r2, [pc, #356]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 8007618:	6892      	ldr	r2, [r2, #8]
 800761a:	f002 020c 	and.w	r2, r2, #12
 800761e:	2a0c      	cmp	r2, #12
 8007620:	d064      	beq.n	80076ec <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007622:	2b02      	cmp	r3, #2
 8007624:	d013      	beq.n	800764e <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 8007626:	4a55      	ldr	r2, [pc, #340]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 8007628:	6813      	ldr	r3, [r2, #0]
 800762a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800762e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007630:	f7fd fb58 	bl	8004ce4 <HAL_GetTick>
 8007634:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007636:	4b51      	ldr	r3, [pc, #324]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800763e:	d04e      	beq.n	80076de <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007640:	f7fd fb50 	bl	8004ce4 <HAL_GetTick>
 8007644:	1b00      	subs	r0, r0, r4
 8007646:	2802      	cmp	r0, #2
 8007648:	d9f5      	bls.n	8007636 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 800764a:	2003      	movs	r0, #3
 800764c:	e085      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 800764e:	4a4b      	ldr	r2, [pc, #300]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 8007650:	6813      	ldr	r3, [r2, #0]
 8007652:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007656:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007658:	f7fd fb44 	bl	8004ce4 <HAL_GetTick>
 800765c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800765e:	4b47      	ldr	r3, [pc, #284]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8007666:	d006      	beq.n	8007676 <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007668:	f7fd fb3c 	bl	8004ce4 <HAL_GetTick>
 800766c:	1b40      	subs	r0, r0, r5
 800766e:	2802      	cmp	r0, #2
 8007670:	d9f5      	bls.n	800765e <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8007672:	2003      	movs	r0, #3
 8007674:	e071      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007676:	4a41      	ldr	r2, [pc, #260]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 8007678:	68d3      	ldr	r3, [r2, #12]
 800767a:	4941      	ldr	r1, [pc, #260]	@ (8007780 <HAL_RCC_OscConfig+0x4dc>)
 800767c:	4019      	ands	r1, r3
 800767e:	6a23      	ldr	r3, [r4, #32]
 8007680:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8007682:	3801      	subs	r0, #1
 8007684:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8007688:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800768a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800768e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007690:	0840      	lsrs	r0, r0, #1
 8007692:	3801      	subs	r0, #1
 8007694:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8007698:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800769a:	0840      	lsrs	r0, r0, #1
 800769c:	3801      	subs	r0, #1
 800769e:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80076a2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80076a4:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 80076a8:	4319      	orrs	r1, r3
 80076aa:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 80076ac:	6813      	ldr	r3, [r2, #0]
 80076ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076b2:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076b4:	68d3      	ldr	r3, [r2, #12]
 80076b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076ba:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80076bc:	f7fd fb12 	bl	8004ce4 <HAL_GetTick>
 80076c0:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076c2:	4b2e      	ldr	r3, [pc, #184]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80076ca:	d106      	bne.n	80076da <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076cc:	f7fd fb0a 	bl	8004ce4 <HAL_GetTick>
 80076d0:	1b00      	subs	r0, r0, r4
 80076d2:	2802      	cmp	r0, #2
 80076d4:	d9f5      	bls.n	80076c2 <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 80076d6:	2003      	movs	r0, #3
 80076d8:	e03f      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 80076da:	2000      	movs	r0, #0
 80076dc:	e03d      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80076de:	4a27      	ldr	r2, [pc, #156]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 80076e0:	68d1      	ldr	r1, [r2, #12]
 80076e2:	4b28      	ldr	r3, [pc, #160]	@ (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80076e4:	400b      	ands	r3, r1
 80076e6:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80076e8:	2000      	movs	r0, #0
 80076ea:	e036      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d036      	beq.n	800775e <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 80076f0:	4b22      	ldr	r3, [pc, #136]	@ (800777c <HAL_RCC_OscConfig+0x4d8>)
 80076f2:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076f4:	f003 0103 	and.w	r1, r3, #3
 80076f8:	6a22      	ldr	r2, [r4, #32]
 80076fa:	4291      	cmp	r1, r2
 80076fc:	d131      	bne.n	8007762 <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80076fe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007702:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007704:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007706:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800770a:	d12c      	bne.n	8007766 <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800770c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007710:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007712:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8007716:	d128      	bne.n	800776a <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007718:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800771c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800771e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8007722:	d124      	bne.n	800776e <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007724:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8007728:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800772a:	0852      	lsrs	r2, r2, #1
 800772c:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800772e:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8007732:	d11e      	bne.n	8007772 <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007734:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8007738:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800773a:	0852      	lsrs	r2, r2, #1
 800773c:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800773e:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8007742:	d118      	bne.n	8007776 <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 8007744:	2000      	movs	r0, #0
 8007746:	e008      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 8007748:	2001      	movs	r0, #1
}
 800774a:	4770      	bx	lr
        return HAL_ERROR;
 800774c:	2001      	movs	r0, #1
 800774e:	e004      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 8007750:	2001      	movs	r0, #1
 8007752:	e002      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 8007754:	2001      	movs	r0, #1
 8007756:	e000      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 8007758:	2000      	movs	r0, #0
}
 800775a:	b002      	add	sp, #8
 800775c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800775e:	2001      	movs	r0, #1
 8007760:	e7fb      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 8007762:	2001      	movs	r0, #1
 8007764:	e7f9      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
 8007766:	2001      	movs	r0, #1
 8007768:	e7f7      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
 800776a:	2001      	movs	r0, #1
 800776c:	e7f5      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
 800776e:	2001      	movs	r0, #1
 8007770:	e7f3      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
 8007772:	2001      	movs	r0, #1
 8007774:	e7f1      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
 8007776:	2001      	movs	r0, #1
 8007778:	e7ef      	b.n	800775a <HAL_RCC_OscConfig+0x4b6>
 800777a:	bf00      	nop
 800777c:	40021000 	.word	0x40021000
 8007780:	019f800c 	.word	0x019f800c
 8007784:	feeefffc 	.word	0xfeeefffc

08007788 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007788:	4b1e      	ldr	r3, [pc, #120]	@ (8007804 <HAL_RCC_GetSysClockFreq+0x7c>)
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	f003 030c 	and.w	r3, r3, #12
 8007790:	2b04      	cmp	r3, #4
 8007792:	d033      	beq.n	80077fc <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007794:	4b1b      	ldr	r3, [pc, #108]	@ (8007804 <HAL_RCC_GetSysClockFreq+0x7c>)
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f003 030c 	and.w	r3, r3, #12
 800779c:	2b08      	cmp	r3, #8
 800779e:	d02f      	beq.n	8007800 <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80077a0:	4b18      	ldr	r3, [pc, #96]	@ (8007804 <HAL_RCC_GetSysClockFreq+0x7c>)
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	f003 030c 	and.w	r3, r3, #12
 80077a8:	2b0c      	cmp	r3, #12
 80077aa:	d001      	beq.n	80077b0 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 80077ac:	2000      	movs	r0, #0
}
 80077ae:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80077b0:	4b14      	ldr	r3, [pc, #80]	@ (8007804 <HAL_RCC_GetSysClockFreq+0x7c>)
 80077b2:	68da      	ldr	r2, [r3, #12]
 80077b4:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80077be:	3301      	adds	r3, #1
    switch (pllsource)
 80077c0:	2a03      	cmp	r2, #3
 80077c2:	d011      	beq.n	80077e8 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80077c4:	4810      	ldr	r0, [pc, #64]	@ (8007808 <HAL_RCC_GetSysClockFreq+0x80>)
 80077c6:	fbb0 f0f3 	udiv	r0, r0, r3
 80077ca:	4b0e      	ldr	r3, [pc, #56]	@ (8007804 <HAL_RCC_GetSysClockFreq+0x7c>)
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80077d2:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80077d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007804 <HAL_RCC_GetSysClockFreq+0x7c>)
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80077de:	3301      	adds	r3, #1
 80077e0:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80077e2:	fbb0 f0f3 	udiv	r0, r0, r3
 80077e6:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80077e8:	4808      	ldr	r0, [pc, #32]	@ (800780c <HAL_RCC_GetSysClockFreq+0x84>)
 80077ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80077ee:	4b05      	ldr	r3, [pc, #20]	@ (8007804 <HAL_RCC_GetSysClockFreq+0x7c>)
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80077f6:	fb03 f000 	mul.w	r0, r3, r0
      break;
 80077fa:	e7ec      	b.n	80077d6 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 80077fc:	4802      	ldr	r0, [pc, #8]	@ (8007808 <HAL_RCC_GetSysClockFreq+0x80>)
 80077fe:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8007800:	4802      	ldr	r0, [pc, #8]	@ (800780c <HAL_RCC_GetSysClockFreq+0x84>)
 8007802:	4770      	bx	lr
 8007804:	40021000 	.word	0x40021000
 8007808:	00f42400 	.word	0x00f42400
 800780c:	00b71b00 	.word	0x00b71b00

08007810 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8007810:	2800      	cmp	r0, #0
 8007812:	f000 80e6 	beq.w	80079e2 <HAL_RCC_ClockConfig+0x1d2>
{
 8007816:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007818:	460c      	mov	r4, r1
 800781a:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800781c:	4b74      	ldr	r3, [pc, #464]	@ (80079f0 <HAL_RCC_ClockConfig+0x1e0>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 030f 	and.w	r3, r3, #15
 8007824:	428b      	cmp	r3, r1
 8007826:	d20b      	bcs.n	8007840 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007828:	4a71      	ldr	r2, [pc, #452]	@ (80079f0 <HAL_RCC_ClockConfig+0x1e0>)
 800782a:	6813      	ldr	r3, [r2, #0]
 800782c:	f023 030f 	bic.w	r3, r3, #15
 8007830:	430b      	orrs	r3, r1
 8007832:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007834:	6813      	ldr	r3, [r2, #0]
 8007836:	f003 030f 	and.w	r3, r3, #15
 800783a:	428b      	cmp	r3, r1
 800783c:	f040 80d3 	bne.w	80079e6 <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007840:	682e      	ldr	r6, [r5, #0]
 8007842:	f016 0601 	ands.w	r6, r6, #1
 8007846:	d05f      	beq.n	8007908 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007848:	686b      	ldr	r3, [r5, #4]
 800784a:	2b03      	cmp	r3, #3
 800784c:	d02f      	beq.n	80078ae <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800784e:	2b02      	cmp	r3, #2
 8007850:	d04d      	beq.n	80078ee <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007852:	4b68      	ldr	r3, [pc, #416]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800785a:	f000 80c6 	beq.w	80079ea <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 800785e:	f7ff ff93 	bl	8007788 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8007862:	4b65      	ldr	r3, [pc, #404]	@ (80079f8 <HAL_RCC_ClockConfig+0x1e8>)
 8007864:	4298      	cmp	r0, r3
 8007866:	d94d      	bls.n	8007904 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007868:	4a62      	ldr	r2, [pc, #392]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 800786a:	6893      	ldr	r3, [r2, #8]
 800786c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007874:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007876:	2680      	movs	r6, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007878:	4a5e      	ldr	r2, [pc, #376]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 800787a:	6893      	ldr	r3, [r2, #8]
 800787c:	f023 0303 	bic.w	r3, r3, #3
 8007880:	6869      	ldr	r1, [r5, #4]
 8007882:	430b      	orrs	r3, r1
 8007884:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8007886:	f7fd fa2d 	bl	8004ce4 <HAL_GetTick>
 800788a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800788c:	4b59      	ldr	r3, [pc, #356]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f003 030c 	and.w	r3, r3, #12
 8007894:	686a      	ldr	r2, [r5, #4]
 8007896:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800789a:	d035      	beq.n	8007908 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800789c:	f7fd fa22 	bl	8004ce4 <HAL_GetTick>
 80078a0:	1bc0      	subs	r0, r0, r7
 80078a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80078a6:	4298      	cmp	r0, r3
 80078a8:	d9f0      	bls.n	800788c <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 80078aa:	2003      	movs	r0, #3
 80078ac:	e078      	b.n	80079a0 <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078ae:	4b51      	ldr	r3, [pc, #324]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80078b6:	d101      	bne.n	80078bc <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 80078b8:	2001      	movs	r0, #1
 80078ba:	e071      	b.n	80079a0 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80078bc:	f7ff fcc6 	bl	800724c <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 80078c0:	4b4d      	ldr	r3, [pc, #308]	@ (80079f8 <HAL_RCC_ClockConfig+0x1e8>)
 80078c2:	4298      	cmp	r0, r3
 80078c4:	d91a      	bls.n	80078fc <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80078c6:	4b4b      	ldr	r3, [pc, #300]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 80078ce:	d005      	beq.n	80078dc <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80078d0:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80078d2:	f016 0602 	ands.w	r6, r6, #2
 80078d6:	d0cf      	beq.n	8007878 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80078d8:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80078da:	b98b      	cbnz	r3, 8007900 <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80078dc:	4a45      	ldr	r2, [pc, #276]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 80078de:	6893      	ldr	r3, [r2, #8]
 80078e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80078e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078e8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80078ea:	2680      	movs	r6, #128	@ 0x80
 80078ec:	e7c4      	b.n	8007878 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80078ee:	4b41      	ldr	r3, [pc, #260]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80078f6:	d1b2      	bne.n	800785e <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 80078f8:	2001      	movs	r0, #1
 80078fa:	e051      	b.n	80079a0 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80078fc:	2600      	movs	r6, #0
 80078fe:	e7bb      	b.n	8007878 <HAL_RCC_ClockConfig+0x68>
 8007900:	2600      	movs	r6, #0
 8007902:	e7b9      	b.n	8007878 <HAL_RCC_ClockConfig+0x68>
 8007904:	2600      	movs	r6, #0
 8007906:	e7b7      	b.n	8007878 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	f013 0f02 	tst.w	r3, #2
 800790e:	d048      	beq.n	80079a2 <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007910:	f013 0f04 	tst.w	r3, #4
 8007914:	d004      	beq.n	8007920 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007916:	4a37      	ldr	r2, [pc, #220]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 8007918:	6893      	ldr	r3, [r2, #8]
 800791a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800791e:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007920:	682b      	ldr	r3, [r5, #0]
 8007922:	f013 0f08 	tst.w	r3, #8
 8007926:	d006      	beq.n	8007936 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007928:	4a32      	ldr	r2, [pc, #200]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 800792a:	6893      	ldr	r3, [r2, #8]
 800792c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007930:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007934:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007936:	4a2f      	ldr	r2, [pc, #188]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 8007938:	6893      	ldr	r3, [r2, #8]
 800793a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800793e:	68a9      	ldr	r1, [r5, #8]
 8007940:	430b      	orrs	r3, r1
 8007942:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007944:	4b2a      	ldr	r3, [pc, #168]	@ (80079f0 <HAL_RCC_ClockConfig+0x1e0>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 030f 	and.w	r3, r3, #15
 800794c:	42a3      	cmp	r3, r4
 800794e:	d830      	bhi.n	80079b2 <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007950:	682b      	ldr	r3, [r5, #0]
 8007952:	f013 0f04 	tst.w	r3, #4
 8007956:	d006      	beq.n	8007966 <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007958:	4a26      	ldr	r2, [pc, #152]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 800795a:	6893      	ldr	r3, [r2, #8]
 800795c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8007960:	68e9      	ldr	r1, [r5, #12]
 8007962:	430b      	orrs	r3, r1
 8007964:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007966:	682b      	ldr	r3, [r5, #0]
 8007968:	f013 0f08 	tst.w	r3, #8
 800796c:	d007      	beq.n	800797e <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800796e:	4a21      	ldr	r2, [pc, #132]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 8007970:	6893      	ldr	r3, [r2, #8]
 8007972:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8007976:	6929      	ldr	r1, [r5, #16]
 8007978:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800797c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800797e:	f7ff ff03 	bl	8007788 <HAL_RCC_GetSysClockFreq>
 8007982:	4b1c      	ldr	r3, [pc, #112]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800798a:	4a1c      	ldr	r2, [pc, #112]	@ (80079fc <HAL_RCC_ClockConfig+0x1ec>)
 800798c:	5cd3      	ldrb	r3, [r2, r3]
 800798e:	f003 031f 	and.w	r3, r3, #31
 8007992:	40d8      	lsrs	r0, r3
 8007994:	4b1a      	ldr	r3, [pc, #104]	@ (8007a00 <HAL_RCC_ClockConfig+0x1f0>)
 8007996:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8007998:	4b1a      	ldr	r3, [pc, #104]	@ (8007a04 <HAL_RCC_ClockConfig+0x1f4>)
 800799a:	6818      	ldr	r0, [r3, #0]
 800799c:	f7fd f95e 	bl	8004c5c <HAL_InitTick>
}
 80079a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 80079a2:	2e80      	cmp	r6, #128	@ 0x80
 80079a4:	d1ce      	bne.n	8007944 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80079a6:	4a13      	ldr	r2, [pc, #76]	@ (80079f4 <HAL_RCC_ClockConfig+0x1e4>)
 80079a8:	6893      	ldr	r3, [r2, #8]
 80079aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079ae:	6093      	str	r3, [r2, #8]
 80079b0:	e7c8      	b.n	8007944 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079b2:	4a0f      	ldr	r2, [pc, #60]	@ (80079f0 <HAL_RCC_ClockConfig+0x1e0>)
 80079b4:	6813      	ldr	r3, [r2, #0]
 80079b6:	f023 030f 	bic.w	r3, r3, #15
 80079ba:	4323      	orrs	r3, r4
 80079bc:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80079be:	f7fd f991 	bl	8004ce4 <HAL_GetTick>
 80079c2:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079c4:	4b0a      	ldr	r3, [pc, #40]	@ (80079f0 <HAL_RCC_ClockConfig+0x1e0>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 030f 	and.w	r3, r3, #15
 80079cc:	42a3      	cmp	r3, r4
 80079ce:	d0bf      	beq.n	8007950 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079d0:	f7fd f988 	bl	8004ce4 <HAL_GetTick>
 80079d4:	1b80      	subs	r0, r0, r6
 80079d6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80079da:	4298      	cmp	r0, r3
 80079dc:	d9f2      	bls.n	80079c4 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 80079de:	2003      	movs	r0, #3
 80079e0:	e7de      	b.n	80079a0 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 80079e2:	2001      	movs	r0, #1
}
 80079e4:	4770      	bx	lr
      return HAL_ERROR;
 80079e6:	2001      	movs	r0, #1
 80079e8:	e7da      	b.n	80079a0 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 80079ea:	2001      	movs	r0, #1
 80079ec:	e7d8      	b.n	80079a0 <HAL_RCC_ClockConfig+0x190>
 80079ee:	bf00      	nop
 80079f0:	40022000 	.word	0x40022000
 80079f4:	40021000 	.word	0x40021000
 80079f8:	04c4b400 	.word	0x04c4b400
 80079fc:	08016074 	.word	0x08016074
 8007a00:	2000004c 	.word	0x2000004c
 8007a04:	20000054 	.word	0x20000054

08007a08 <HAL_RCC_GetHCLKFreq>:
}
 8007a08:	4b01      	ldr	r3, [pc, #4]	@ (8007a10 <HAL_RCC_GetHCLKFreq+0x8>)
 8007a0a:	6818      	ldr	r0, [r3, #0]
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	2000004c 	.word	0x2000004c

08007a14 <HAL_RCC_GetPCLK1Freq>:
{
 8007a14:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007a16:	f7ff fff7 	bl	8007a08 <HAL_RCC_GetHCLKFreq>
 8007a1a:	4b05      	ldr	r3, [pc, #20]	@ (8007a30 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007a22:	4a04      	ldr	r2, [pc, #16]	@ (8007a34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a24:	5cd3      	ldrb	r3, [r2, r3]
 8007a26:	f003 031f 	and.w	r3, r3, #31
}
 8007a2a:	40d8      	lsrs	r0, r3
 8007a2c:	bd08      	pop	{r3, pc}
 8007a2e:	bf00      	nop
 8007a30:	40021000 	.word	0x40021000
 8007a34:	0801606c 	.word	0x0801606c

08007a38 <HAL_RCC_GetPCLK2Freq>:
{
 8007a38:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007a3a:	f7ff ffe5 	bl	8007a08 <HAL_RCC_GetHCLKFreq>
 8007a3e:	4b05      	ldr	r3, [pc, #20]	@ (8007a54 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8007a46:	4a04      	ldr	r2, [pc, #16]	@ (8007a58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a48:	5cd3      	ldrb	r3, [r2, r3]
 8007a4a:	f003 031f 	and.w	r3, r3, #31
}
 8007a4e:	40d8      	lsrs	r0, r3
 8007a50:	bd08      	pop	{r3, pc}
 8007a52:	bf00      	nop
 8007a54:	40021000 	.word	0x40021000
 8007a58:	0801606c 	.word	0x0801606c

08007a5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a62:	6803      	ldr	r3, [r0, #0]
 8007a64:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8007a68:	d06e      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a6a:	4b35      	ldr	r3, [pc, #212]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8007a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a6e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8007a72:	d11e      	bne.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a74:	4b32      	ldr	r3, [pc, #200]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8007a76:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a78:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8007a7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8007a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a84:	9301      	str	r3, [sp, #4]
 8007a86:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007a88:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a8a:	4a2e      	ldr	r2, [pc, #184]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007a8c:	6813      	ldr	r3, [r2, #0]
 8007a8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a94:	f7fd f926 	bl	8004ce4 <HAL_GetTick>
 8007a98:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007aa2:	d108      	bne.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007aa4:	f7fd f91e 	bl	8004ce4 <HAL_GetTick>
 8007aa8:	1b40      	subs	r0, r0, r5
 8007aaa:	2802      	cmp	r0, #2
 8007aac:	d9f5      	bls.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8007aae:	2503      	movs	r5, #3
 8007ab0:	e002      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8007ab2:	2600      	movs	r6, #0
 8007ab4:	e7e9      	b.n	8007a8a <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007ab6:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8007ab8:	bb45      	cbnz	r5, 8007b0c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007aba:	4b21      	ldr	r3, [pc, #132]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8007abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007ac0:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8007ac4:	d015      	beq.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x96>
 8007ac6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d012      	beq.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007acc:	4a1c      	ldr	r2, [pc, #112]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8007ace:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8007ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ad6:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8007ada:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8007ade:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007ae2:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8007ae6:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8007aea:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007aee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007af2:	f013 0f01 	tst.w	r3, #1
 8007af6:	d110      	bne.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8007af8:	b945      	cbnz	r5, 8007b0c <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007afa:	4a11      	ldr	r2, [pc, #68]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8007afc:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8007b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b04:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8007b06:	430b      	orrs	r3, r1
 8007b08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007b0c:	b1ee      	cbz	r6, 8007b4a <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b0e:	4a0c      	ldr	r2, [pc, #48]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8007b10:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b16:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b18:	e017      	b.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 8007b1a:	f7fd f8e3 	bl	8004ce4 <HAL_GetTick>
 8007b1e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b20:	4b07      	ldr	r3, [pc, #28]	@ (8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8007b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b26:	f013 0f02 	tst.w	r3, #2
 8007b2a:	d1e5      	bne.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b2c:	f7fd f8da 	bl	8004ce4 <HAL_GetTick>
 8007b30:	1bc0      	subs	r0, r0, r7
 8007b32:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007b36:	4298      	cmp	r0, r3
 8007b38:	d9f2      	bls.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8007b3a:	2503      	movs	r5, #3
 8007b3c:	e7dc      	b.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8007b3e:	bf00      	nop
 8007b40:	40021000 	.word	0x40021000
 8007b44:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b48:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007b4a:	6823      	ldr	r3, [r4, #0]
 8007b4c:	f013 0f01 	tst.w	r3, #1
 8007b50:	d008      	beq.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007b52:	4a9f      	ldr	r2, [pc, #636]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007b54:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007b58:	f023 0303 	bic.w	r3, r3, #3
 8007b5c:	6861      	ldr	r1, [r4, #4]
 8007b5e:	430b      	orrs	r3, r1
 8007b60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	f013 0f02 	tst.w	r3, #2
 8007b6a:	d008      	beq.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007b6c:	4a98      	ldr	r2, [pc, #608]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007b6e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007b72:	f023 030c 	bic.w	r3, r3, #12
 8007b76:	68a1      	ldr	r1, [r4, #8]
 8007b78:	430b      	orrs	r3, r1
 8007b7a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	f013 0f04 	tst.w	r3, #4
 8007b84:	d008      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007b86:	4a92      	ldr	r2, [pc, #584]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007b88:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007b8c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007b90:	68e1      	ldr	r1, [r4, #12]
 8007b92:	430b      	orrs	r3, r1
 8007b94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007b98:	6823      	ldr	r3, [r4, #0]
 8007b9a:	f013 0f08 	tst.w	r3, #8
 8007b9e:	d008      	beq.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007ba0:	4a8b      	ldr	r2, [pc, #556]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007ba2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007ba6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007baa:	6921      	ldr	r1, [r4, #16]
 8007bac:	430b      	orrs	r3, r1
 8007bae:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	f013 0f10 	tst.w	r3, #16
 8007bb8:	d008      	beq.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007bba:	4a85      	ldr	r2, [pc, #532]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bbc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007bc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bc4:	6961      	ldr	r1, [r4, #20]
 8007bc6:	430b      	orrs	r3, r1
 8007bc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007bcc:	6823      	ldr	r3, [r4, #0]
 8007bce:	f013 0f20 	tst.w	r3, #32
 8007bd2:	d008      	beq.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007bd4:	4a7e      	ldr	r2, [pc, #504]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bd6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007bda:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007bde:	69a1      	ldr	r1, [r4, #24]
 8007be0:	430b      	orrs	r3, r1
 8007be2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007be6:	6823      	ldr	r3, [r4, #0]
 8007be8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007bec:	d008      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007bee:	4a78      	ldr	r2, [pc, #480]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bf0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007bf4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007bf8:	69e1      	ldr	r1, [r4, #28]
 8007bfa:	430b      	orrs	r3, r1
 8007bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007c00:	6823      	ldr	r3, [r4, #0]
 8007c02:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007c06:	d008      	beq.n	8007c1a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007c08:	4a71      	ldr	r2, [pc, #452]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c0a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007c0e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8007c12:	6a21      	ldr	r1, [r4, #32]
 8007c14:	430b      	orrs	r3, r1
 8007c16:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c1a:	6823      	ldr	r3, [r4, #0]
 8007c1c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007c20:	d008      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c22:	4a6b      	ldr	r2, [pc, #428]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c24:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007c28:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8007c2c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007c2e:	430b      	orrs	r3, r1
 8007c30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8007c3a:	d008      	beq.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007c3c:	4a64      	ldr	r2, [pc, #400]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c3e:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8007c42:	f023 0303 	bic.w	r3, r3, #3
 8007c46:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8007c48:	430b      	orrs	r3, r1
 8007c4a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007c4e:	6823      	ldr	r3, [r4, #0]
 8007c50:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8007c54:	d008      	beq.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c56:	4a5e      	ldr	r2, [pc, #376]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c58:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007c5c:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8007c60:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007c62:	430b      	orrs	r3, r1
 8007c64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007c68:	6823      	ldr	r3, [r4, #0]
 8007c6a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8007c6e:	d00c      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c70:	4a57      	ldr	r2, [pc, #348]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c72:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007c76:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007c7a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007c7c:	430b      	orrs	r3, r1
 8007c7e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007c82:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007c84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c88:	d079      	beq.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x322>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007c8a:	6823      	ldr	r3, [r4, #0]
 8007c8c:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8007c90:	d00c      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007c92:	4a4f      	ldr	r2, [pc, #316]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c94:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007c98:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8007c9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c9e:	430b      	orrs	r3, r1
 8007ca0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007ca4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ca6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007caa:	d06d      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007cac:	6823      	ldr	r3, [r4, #0]
 8007cae:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8007cb2:	d00c      	beq.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007cb4:	4a46      	ldr	r2, [pc, #280]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cb6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007cba:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8007cbe:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007cc0:	430b      	orrs	r3, r1
 8007cc2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007cc6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ccc:	d061      	beq.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007cce:	6823      	ldr	r3, [r4, #0]
 8007cd0:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8007cd4:	d00c      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007cd6:	4a3e      	ldr	r2, [pc, #248]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cd8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007cdc:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8007ce0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8007ce2:	430b      	orrs	r3, r1
 8007ce4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007ce8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007cea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cee:	d055      	beq.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007cf0:	6823      	ldr	r3, [r4, #0]
 8007cf2:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8007cf6:	d00c      	beq.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007cf8:	4a35      	ldr	r2, [pc, #212]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cfa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007cfe:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8007d02:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8007d04:	430b      	orrs	r3, r1
 8007d06:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007d0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d10:	d049      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007d12:	6823      	ldr	r3, [r4, #0]
 8007d14:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8007d18:	d00c      	beq.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007d1a:	4a2d      	ldr	r2, [pc, #180]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007d1c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007d20:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8007d24:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007d26:	430b      	orrs	r3, r1
 8007d28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007d2c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007d2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d32:	d03d      	beq.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007d34:	6823      	ldr	r3, [r4, #0]
 8007d36:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8007d3a:	d00c      	beq.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007d3c:	4a24      	ldr	r2, [pc, #144]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007d3e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007d42:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007d46:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007d48:	430b      	orrs	r3, r1
 8007d4a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007d4e:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d54:	d031      	beq.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007d56:	6823      	ldr	r3, [r4, #0]
 8007d58:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8007d5c:	d00c      	beq.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007d5e:	4a1c      	ldr	r2, [pc, #112]	@ (8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007d60:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8007d64:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007d68:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8007d6a:	430b      	orrs	r3, r1
 8007d6c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007d70:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007d72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d76:	d025      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 8007d78:	4628      	mov	r0, r5
 8007d7a:	b003      	add	sp, #12
 8007d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d7e:	68d3      	ldr	r3, [r2, #12]
 8007d80:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d84:	60d3      	str	r3, [r2, #12]
 8007d86:	e780      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d88:	68d3      	ldr	r3, [r2, #12]
 8007d8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d8e:	60d3      	str	r3, [r2, #12]
 8007d90:	e78c      	b.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d92:	68d3      	ldr	r3, [r2, #12]
 8007d94:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d98:	60d3      	str	r3, [r2, #12]
 8007d9a:	e798      	b.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d9c:	68d3      	ldr	r3, [r2, #12]
 8007d9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007da2:	60d3      	str	r3, [r2, #12]
 8007da4:	e7a4      	b.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007da6:	68d3      	ldr	r3, [r2, #12]
 8007da8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dac:	60d3      	str	r3, [r2, #12]
 8007dae:	e7b0      	b.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007db0:	68d3      	ldr	r3, [r2, #12]
 8007db2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007db6:	60d3      	str	r3, [r2, #12]
 8007db8:	e7bc      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007dba:	68d3      	ldr	r3, [r2, #12]
 8007dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007dc0:	60d3      	str	r3, [r2, #12]
 8007dc2:	e7c8      	b.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007dc4:	68d3      	ldr	r3, [r2, #12]
 8007dc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dca:	60d3      	str	r3, [r2, #12]
 8007dcc:	e7d4      	b.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8007dce:	bf00      	nop
 8007dd0:	40021000 	.word	0x40021000

08007dd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dd4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dd6:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dd8:	6a03      	ldr	r3, [r0, #32]
 8007dda:	f023 0301 	bic.w	r3, r3, #1
 8007dde:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007de2:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007de4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007de8:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dec:	680d      	ldr	r5, [r1, #0]
 8007dee:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007df0:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007df4:	688b      	ldr	r3, [r1, #8]
 8007df6:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007df8:	4a20      	ldr	r2, [pc, #128]	@ (8007e7c <TIM_OC1_SetConfig+0xa8>)
 8007dfa:	4290      	cmp	r0, r2
 8007dfc:	d013      	beq.n	8007e26 <TIM_OC1_SetConfig+0x52>
 8007dfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e02:	4290      	cmp	r0, r2
 8007e04:	d00f      	beq.n	8007e26 <TIM_OC1_SetConfig+0x52>
 8007e06:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8007e0a:	4290      	cmp	r0, r2
 8007e0c:	d00b      	beq.n	8007e26 <TIM_OC1_SetConfig+0x52>
 8007e0e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007e12:	4290      	cmp	r0, r2
 8007e14:	d007      	beq.n	8007e26 <TIM_OC1_SetConfig+0x52>
 8007e16:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007e1a:	4290      	cmp	r0, r2
 8007e1c:	d003      	beq.n	8007e26 <TIM_OC1_SetConfig+0x52>
 8007e1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e22:	4290      	cmp	r0, r2
 8007e24:	d105      	bne.n	8007e32 <TIM_OC1_SetConfig+0x5e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007e26:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007e2a:	68ca      	ldr	r2, [r1, #12]
 8007e2c:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007e2e:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e32:	4a12      	ldr	r2, [pc, #72]	@ (8007e7c <TIM_OC1_SetConfig+0xa8>)
 8007e34:	4290      	cmp	r0, r2
 8007e36:	d013      	beq.n	8007e60 <TIM_OC1_SetConfig+0x8c>
 8007e38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e3c:	4290      	cmp	r0, r2
 8007e3e:	d00f      	beq.n	8007e60 <TIM_OC1_SetConfig+0x8c>
 8007e40:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8007e44:	4290      	cmp	r0, r2
 8007e46:	d00b      	beq.n	8007e60 <TIM_OC1_SetConfig+0x8c>
 8007e48:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007e4c:	4290      	cmp	r0, r2
 8007e4e:	d007      	beq.n	8007e60 <TIM_OC1_SetConfig+0x8c>
 8007e50:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007e54:	4290      	cmp	r0, r2
 8007e56:	d003      	beq.n	8007e60 <TIM_OC1_SetConfig+0x8c>
 8007e58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e5c:	4290      	cmp	r0, r2
 8007e5e:	d105      	bne.n	8007e6c <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e60:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e64:	694a      	ldr	r2, [r1, #20]
 8007e66:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e68:	698c      	ldr	r4, [r1, #24]
 8007e6a:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e6c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e6e:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e70:	684a      	ldr	r2, [r1, #4]
 8007e72:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e74:	6203      	str	r3, [r0, #32]
}
 8007e76:	bc30      	pop	{r4, r5}
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	40012c00 	.word	0x40012c00

08007e80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e80:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e82:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e84:	6a02      	ldr	r2, [r0, #32]
 8007e86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007e8a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e8c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e8e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e90:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007e94:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e98:	680d      	ldr	r5, [r1, #0]
 8007e9a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ea0:	688a      	ldr	r2, [r1, #8]
 8007ea2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ea6:	4a1c      	ldr	r2, [pc, #112]	@ (8007f18 <TIM_OC3_SetConfig+0x98>)
 8007ea8:	4290      	cmp	r0, r2
 8007eaa:	d007      	beq.n	8007ebc <TIM_OC3_SetConfig+0x3c>
 8007eac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007eb0:	4290      	cmp	r0, r2
 8007eb2:	d003      	beq.n	8007ebc <TIM_OC3_SetConfig+0x3c>
 8007eb4:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 8007eb8:	4290      	cmp	r0, r2
 8007eba:	d106      	bne.n	8007eca <TIM_OC3_SetConfig+0x4a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ebc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ec0:	68ca      	ldr	r2, [r1, #12]
 8007ec2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ec6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eca:	4a13      	ldr	r2, [pc, #76]	@ (8007f18 <TIM_OC3_SetConfig+0x98>)
 8007ecc:	4290      	cmp	r0, r2
 8007ece:	d013      	beq.n	8007ef8 <TIM_OC3_SetConfig+0x78>
 8007ed0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ed4:	4290      	cmp	r0, r2
 8007ed6:	d00f      	beq.n	8007ef8 <TIM_OC3_SetConfig+0x78>
 8007ed8:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8007edc:	4290      	cmp	r0, r2
 8007ede:	d00b      	beq.n	8007ef8 <TIM_OC3_SetConfig+0x78>
 8007ee0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007ee4:	4290      	cmp	r0, r2
 8007ee6:	d007      	beq.n	8007ef8 <TIM_OC3_SetConfig+0x78>
 8007ee8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007eec:	4290      	cmp	r0, r2
 8007eee:	d003      	beq.n	8007ef8 <TIM_OC3_SetConfig+0x78>
 8007ef0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ef4:	4290      	cmp	r0, r2
 8007ef6:	d107      	bne.n	8007f08 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ef8:	f424 5240 	bic.w	r2, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007efc:	694c      	ldr	r4, [r1, #20]
 8007efe:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f02:	698c      	ldr	r4, [r1, #24]
 8007f04:	ea42 1404 	orr.w	r4, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f08:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f0a:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f0c:	684a      	ldr	r2, [r1, #4]
 8007f0e:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f10:	6203      	str	r3, [r0, #32]
}
 8007f12:	bc30      	pop	{r4, r5}
 8007f14:	4770      	bx	lr
 8007f16:	bf00      	nop
 8007f18:	40012c00 	.word	0x40012c00

08007f1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f1c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f1e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f20:	6a02      	ldr	r2, [r0, #32]
 8007f22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f26:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f28:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f2a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f2c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007f30:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f34:	680d      	ldr	r5, [r1, #0]
 8007f36:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f3e:	688d      	ldr	r5, [r1, #8]
 8007f40:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007f44:	4d1b      	ldr	r5, [pc, #108]	@ (8007fb4 <TIM_OC4_SetConfig+0x98>)
 8007f46:	42a8      	cmp	r0, r5
 8007f48:	d007      	beq.n	8007f5a <TIM_OC4_SetConfig+0x3e>
 8007f4a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007f4e:	42a8      	cmp	r0, r5
 8007f50:	d003      	beq.n	8007f5a <TIM_OC4_SetConfig+0x3e>
 8007f52:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8007f56:	42a8      	cmp	r0, r5
 8007f58:	d106      	bne.n	8007f68 <TIM_OC4_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007f5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007f5e:	68cd      	ldr	r5, [r1, #12]
 8007f60:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007f64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f68:	4d12      	ldr	r5, [pc, #72]	@ (8007fb4 <TIM_OC4_SetConfig+0x98>)
 8007f6a:	42a8      	cmp	r0, r5
 8007f6c:	d013      	beq.n	8007f96 <TIM_OC4_SetConfig+0x7a>
 8007f6e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007f72:	42a8      	cmp	r0, r5
 8007f74:	d00f      	beq.n	8007f96 <TIM_OC4_SetConfig+0x7a>
 8007f76:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8007f7a:	42a8      	cmp	r0, r5
 8007f7c:	d00b      	beq.n	8007f96 <TIM_OC4_SetConfig+0x7a>
 8007f7e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007f82:	42a8      	cmp	r0, r5
 8007f84:	d007      	beq.n	8007f96 <TIM_OC4_SetConfig+0x7a>
 8007f86:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007f8a:	42a8      	cmp	r0, r5
 8007f8c:	d003      	beq.n	8007f96 <TIM_OC4_SetConfig+0x7a>
 8007f8e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007f92:	42a8      	cmp	r0, r5
 8007f94:	d107      	bne.n	8007fa6 <TIM_OC4_SetConfig+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007f96:	f424 4c40 	bic.w	ip, r4, #49152	@ 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f9a:	694c      	ldr	r4, [r1, #20]
 8007f9c:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007fa0:	698c      	ldr	r4, [r1, #24]
 8007fa2:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fa6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fa8:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007faa:	684a      	ldr	r2, [r1, #4]
 8007fac:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fae:	6203      	str	r3, [r0, #32]
}
 8007fb0:	bc30      	pop	{r4, r5}
 8007fb2:	4770      	bx	lr
 8007fb4:	40012c00 	.word	0x40012c00

08007fb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007fb8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fba:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007fbc:	6a02      	ldr	r2, [r0, #32]
 8007fbe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007fc2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fc4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007fc6:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007fc8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007fcc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fd0:	680d      	ldr	r5, [r1, #0]
 8007fd2:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007fd4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007fd8:	688a      	ldr	r2, [r1, #8]
 8007fda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fde:	4a11      	ldr	r2, [pc, #68]	@ (8008024 <TIM_OC5_SetConfig+0x6c>)
 8007fe0:	4290      	cmp	r0, r2
 8007fe2:	d013      	beq.n	800800c <TIM_OC5_SetConfig+0x54>
 8007fe4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fe8:	4290      	cmp	r0, r2
 8007fea:	d00f      	beq.n	800800c <TIM_OC5_SetConfig+0x54>
 8007fec:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8007ff0:	4290      	cmp	r0, r2
 8007ff2:	d00b      	beq.n	800800c <TIM_OC5_SetConfig+0x54>
 8007ff4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007ff8:	4290      	cmp	r0, r2
 8007ffa:	d007      	beq.n	800800c <TIM_OC5_SetConfig+0x54>
 8007ffc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008000:	4290      	cmp	r0, r2
 8008002:	d003      	beq.n	800800c <TIM_OC5_SetConfig+0x54>
 8008004:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008008:	4290      	cmp	r0, r2
 800800a:	d104      	bne.n	8008016 <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800800c:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008010:	694a      	ldr	r2, [r1, #20]
 8008012:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008016:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008018:	6505      	str	r5, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800801a:	684a      	ldr	r2, [r1, #4]
 800801c:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800801e:	6203      	str	r3, [r0, #32]
}
 8008020:	bc30      	pop	{r4, r5}
 8008022:	4770      	bx	lr
 8008024:	40012c00 	.word	0x40012c00

08008028 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008028:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800802a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800802c:	6a02      	ldr	r2, [r0, #32]
 800802e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8008032:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008034:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008036:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008038:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800803c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008040:	680d      	ldr	r5, [r1, #0]
 8008042:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008046:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800804a:	688d      	ldr	r5, [r1, #8]
 800804c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008050:	4d11      	ldr	r5, [pc, #68]	@ (8008098 <TIM_OC6_SetConfig+0x70>)
 8008052:	42a8      	cmp	r0, r5
 8008054:	d013      	beq.n	800807e <TIM_OC6_SetConfig+0x56>
 8008056:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800805a:	42a8      	cmp	r0, r5
 800805c:	d00f      	beq.n	800807e <TIM_OC6_SetConfig+0x56>
 800805e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8008062:	42a8      	cmp	r0, r5
 8008064:	d00b      	beq.n	800807e <TIM_OC6_SetConfig+0x56>
 8008066:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800806a:	42a8      	cmp	r0, r5
 800806c:	d007      	beq.n	800807e <TIM_OC6_SetConfig+0x56>
 800806e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008072:	42a8      	cmp	r0, r5
 8008074:	d003      	beq.n	800807e <TIM_OC6_SetConfig+0x56>
 8008076:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800807a:	42a8      	cmp	r0, r5
 800807c:	d104      	bne.n	8008088 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800807e:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008082:	694d      	ldr	r5, [r1, #20]
 8008084:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008088:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800808a:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800808c:	684a      	ldr	r2, [r1, #4]
 800808e:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008090:	6203      	str	r3, [r0, #32]
}
 8008092:	bc30      	pop	{r4, r5}
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	40012c00 	.word	0x40012c00

0800809c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800809c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800809e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080a0:	6a04      	ldr	r4, [r0, #32]
 80080a2:	f024 0401 	bic.w	r4, r4, #1
 80080a6:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080a8:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080aa:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080ae:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080b2:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80080b6:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080b8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80080ba:	6203      	str	r3, [r0, #32]
}
 80080bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080c2:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80080c4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080c6:	6a04      	ldr	r4, [r0, #32]
 80080c8:	f024 0410 	bic.w	r4, r4, #16
 80080cc:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080ce:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080d0:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80080d4:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80080d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80080dc:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080e0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80080e2:	6203      	str	r3, [r0, #32]
}
 80080e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080ea:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080ec:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80080f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080f4:	430b      	orrs	r3, r1
 80080f6:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080fa:	6083      	str	r3, [r0, #8]
}
 80080fc:	4770      	bx	lr
	...

08008100 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8008100:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008104:	b2db      	uxtb	r3, r3
 8008106:	2b01      	cmp	r3, #1
 8008108:	d135      	bne.n	8008176 <HAL_TIM_Base_Start+0x76>
  htim->State = HAL_TIM_STATE_BUSY;
 800810a:	2302      	movs	r3, #2
 800810c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008110:	6803      	ldr	r3, [r0, #0]
 8008112:	4a1c      	ldr	r2, [pc, #112]	@ (8008184 <HAL_TIM_Base_Start+0x84>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d020      	beq.n	800815a <HAL_TIM_Base_Start+0x5a>
 8008118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800811c:	d01d      	beq.n	800815a <HAL_TIM_Base_Start+0x5a>
 800811e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8008122:	4293      	cmp	r3, r2
 8008124:	d019      	beq.n	800815a <HAL_TIM_Base_Start+0x5a>
 8008126:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800812a:	4293      	cmp	r3, r2
 800812c:	d015      	beq.n	800815a <HAL_TIM_Base_Start+0x5a>
 800812e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008132:	4293      	cmp	r3, r2
 8008134:	d011      	beq.n	800815a <HAL_TIM_Base_Start+0x5a>
 8008136:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800813a:	4293      	cmp	r3, r2
 800813c:	d00d      	beq.n	800815a <HAL_TIM_Base_Start+0x5a>
 800813e:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8008142:	4293      	cmp	r3, r2
 8008144:	d009      	beq.n	800815a <HAL_TIM_Base_Start+0x5a>
 8008146:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800814a:	4293      	cmp	r3, r2
 800814c:	d005      	beq.n	800815a <HAL_TIM_Base_Start+0x5a>
    __HAL_TIM_ENABLE(htim);
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	f042 0201 	orr.w	r2, r2, #1
 8008154:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008156:	2000      	movs	r0, #0
 8008158:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800815a:	6899      	ldr	r1, [r3, #8]
 800815c:	4a0a      	ldr	r2, [pc, #40]	@ (8008188 <HAL_TIM_Base_Start+0x88>)
 800815e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008160:	2a06      	cmp	r2, #6
 8008162:	d00a      	beq.n	800817a <HAL_TIM_Base_Start+0x7a>
 8008164:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8008168:	d009      	beq.n	800817e <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	f042 0201 	orr.w	r2, r2, #1
 8008170:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008172:	2000      	movs	r0, #0
 8008174:	4770      	bx	lr
    return HAL_ERROR;
 8008176:	2001      	movs	r0, #1
 8008178:	4770      	bx	lr
  return HAL_OK;
 800817a:	2000      	movs	r0, #0
 800817c:	4770      	bx	lr
 800817e:	2000      	movs	r0, #0
}
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	40012c00 	.word	0x40012c00
 8008188:	00010007 	.word	0x00010007

0800818c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800818c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008190:	b2db      	uxtb	r3, r3
 8008192:	2b01      	cmp	r3, #1
 8008194:	d13a      	bne.n	800820c <HAL_TIM_Base_Start_IT+0x80>
  htim->State = HAL_TIM_STATE_BUSY;
 8008196:	2302      	movs	r3, #2
 8008198:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800819c:	6802      	ldr	r2, [r0, #0]
 800819e:	68d3      	ldr	r3, [r2, #12]
 80081a0:	f043 0301 	orr.w	r3, r3, #1
 80081a4:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081a6:	6803      	ldr	r3, [r0, #0]
 80081a8:	4a1b      	ldr	r2, [pc, #108]	@ (8008218 <HAL_TIM_Base_Start_IT+0x8c>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d020      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x64>
 80081ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081b2:	d01d      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x64>
 80081b4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d019      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x64>
 80081bc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d015      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x64>
 80081c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d011      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x64>
 80081cc:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d00d      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x64>
 80081d4:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80081d8:	4293      	cmp	r3, r2
 80081da:	d009      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x64>
 80081dc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d005      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	f042 0201 	orr.w	r2, r2, #1
 80081ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80081ec:	2000      	movs	r0, #0
 80081ee:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081f0:	6899      	ldr	r1, [r3, #8]
 80081f2:	4a0a      	ldr	r2, [pc, #40]	@ (800821c <HAL_TIM_Base_Start_IT+0x90>)
 80081f4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081f6:	2a06      	cmp	r2, #6
 80081f8:	d00a      	beq.n	8008210 <HAL_TIM_Base_Start_IT+0x84>
 80081fa:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80081fe:	d009      	beq.n	8008214 <HAL_TIM_Base_Start_IT+0x88>
      __HAL_TIM_ENABLE(htim);
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	f042 0201 	orr.w	r2, r2, #1
 8008206:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008208:	2000      	movs	r0, #0
 800820a:	4770      	bx	lr
    return HAL_ERROR;
 800820c:	2001      	movs	r0, #1
 800820e:	4770      	bx	lr
  return HAL_OK;
 8008210:	2000      	movs	r0, #0
 8008212:	4770      	bx	lr
 8008214:	2000      	movs	r0, #0
}
 8008216:	4770      	bx	lr
 8008218:	40012c00 	.word	0x40012c00
 800821c:	00010007 	.word	0x00010007

08008220 <HAL_TIM_PWM_MspInit>:
}
 8008220:	4770      	bx	lr

08008222 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8008222:	4770      	bx	lr

08008224 <HAL_TIM_IC_CaptureCallback>:
}
 8008224:	4770      	bx	lr

08008226 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8008226:	4770      	bx	lr

08008228 <HAL_TIM_TriggerCallback>:
}
 8008228:	4770      	bx	lr

0800822a <HAL_TIM_IRQHandler>:
{
 800822a:	b570      	push	{r4, r5, r6, lr}
 800822c:	4605      	mov	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 800822e:	6803      	ldr	r3, [r0, #0]
 8008230:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008232:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008234:	f014 0f02 	tst.w	r4, #2
 8008238:	d010      	beq.n	800825c <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800823a:	f016 0f02 	tst.w	r6, #2
 800823e:	d00d      	beq.n	800825c <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008240:	f06f 0202 	mvn.w	r2, #2
 8008244:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008246:	2301      	movs	r3, #1
 8008248:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800824a:	6803      	ldr	r3, [r0, #0]
 800824c:	699b      	ldr	r3, [r3, #24]
 800824e:	f013 0f03 	tst.w	r3, #3
 8008252:	d07c      	beq.n	800834e <HAL_TIM_IRQHandler+0x124>
          HAL_TIM_IC_CaptureCallback(htim);
 8008254:	f7ff ffe6 	bl	8008224 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008258:	2300      	movs	r3, #0
 800825a:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800825c:	f014 0f04 	tst.w	r4, #4
 8008260:	d012      	beq.n	8008288 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008262:	f016 0f04 	tst.w	r6, #4
 8008266:	d00f      	beq.n	8008288 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008268:	682b      	ldr	r3, [r5, #0]
 800826a:	f06f 0204 	mvn.w	r2, #4
 800826e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008270:	2302      	movs	r3, #2
 8008272:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008274:	682b      	ldr	r3, [r5, #0]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800827c:	d06d      	beq.n	800835a <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 800827e:	4628      	mov	r0, r5
 8008280:	f7ff ffd0 	bl	8008224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008284:	2300      	movs	r3, #0
 8008286:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008288:	f014 0f08 	tst.w	r4, #8
 800828c:	d012      	beq.n	80082b4 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800828e:	f016 0f08 	tst.w	r6, #8
 8008292:	d00f      	beq.n	80082b4 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008294:	682b      	ldr	r3, [r5, #0]
 8008296:	f06f 0208 	mvn.w	r2, #8
 800829a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800829c:	2304      	movs	r3, #4
 800829e:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80082a0:	682b      	ldr	r3, [r5, #0]
 80082a2:	69db      	ldr	r3, [r3, #28]
 80082a4:	f013 0f03 	tst.w	r3, #3
 80082a8:	d05e      	beq.n	8008368 <HAL_TIM_IRQHandler+0x13e>
        HAL_TIM_IC_CaptureCallback(htim);
 80082aa:	4628      	mov	r0, r5
 80082ac:	f7ff ffba 	bl	8008224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082b0:	2300      	movs	r3, #0
 80082b2:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80082b4:	f014 0f10 	tst.w	r4, #16
 80082b8:	d012      	beq.n	80082e0 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80082ba:	f016 0f10 	tst.w	r6, #16
 80082be:	d00f      	beq.n	80082e0 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80082c0:	682b      	ldr	r3, [r5, #0]
 80082c2:	f06f 0210 	mvn.w	r2, #16
 80082c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082c8:	2308      	movs	r3, #8
 80082ca:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	69db      	ldr	r3, [r3, #28]
 80082d0:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80082d4:	d04f      	beq.n	8008376 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_IC_CaptureCallback(htim);
 80082d6:	4628      	mov	r0, r5
 80082d8:	f7ff ffa4 	bl	8008224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082dc:	2300      	movs	r3, #0
 80082de:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80082e0:	f014 0f01 	tst.w	r4, #1
 80082e4:	d002      	beq.n	80082ec <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80082e6:	f016 0f01 	tst.w	r6, #1
 80082ea:	d14b      	bne.n	8008384 <HAL_TIM_IRQHandler+0x15a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80082ec:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
 80082f0:	d002      	beq.n	80082f8 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80082f2:	f016 0f80 	tst.w	r6, #128	@ 0x80
 80082f6:	d14d      	bne.n	8008394 <HAL_TIM_IRQHandler+0x16a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80082f8:	f414 7f80 	tst.w	r4, #256	@ 0x100
 80082fc:	d002      	beq.n	8008304 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80082fe:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8008302:	d14f      	bne.n	80083a4 <HAL_TIM_IRQHandler+0x17a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008304:	f014 0f40 	tst.w	r4, #64	@ 0x40
 8008308:	d002      	beq.n	8008310 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800830a:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800830e:	d151      	bne.n	80083b4 <HAL_TIM_IRQHandler+0x18a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008310:	f014 0f20 	tst.w	r4, #32
 8008314:	d002      	beq.n	800831c <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008316:	f016 0f20 	tst.w	r6, #32
 800831a:	d153      	bne.n	80083c4 <HAL_TIM_IRQHandler+0x19a>
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800831c:	f414 1f80 	tst.w	r4, #1048576	@ 0x100000
 8008320:	d002      	beq.n	8008328 <HAL_TIM_IRQHandler+0xfe>
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008322:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8008326:	d155      	bne.n	80083d4 <HAL_TIM_IRQHandler+0x1aa>
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008328:	f414 1f00 	tst.w	r4, #2097152	@ 0x200000
 800832c:	d002      	beq.n	8008334 <HAL_TIM_IRQHandler+0x10a>
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800832e:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8008332:	d157      	bne.n	80083e4 <HAL_TIM_IRQHandler+0x1ba>
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008334:	f414 0f80 	tst.w	r4, #4194304	@ 0x400000
 8008338:	d002      	beq.n	8008340 <HAL_TIM_IRQHandler+0x116>
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800833a:	f416 0f80 	tst.w	r6, #4194304	@ 0x400000
 800833e:	d159      	bne.n	80083f4 <HAL_TIM_IRQHandler+0x1ca>
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008340:	f414 0f00 	tst.w	r4, #8388608	@ 0x800000
 8008344:	d002      	beq.n	800834c <HAL_TIM_IRQHandler+0x122>
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008346:	f416 0f00 	tst.w	r6, #8388608	@ 0x800000
 800834a:	d15b      	bne.n	8008404 <HAL_TIM_IRQHandler+0x1da>
}
 800834c:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800834e:	f7ff ff68 	bl	8008222 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008352:	4628      	mov	r0, r5
 8008354:	f7ff ff67 	bl	8008226 <HAL_TIM_PWM_PulseFinishedCallback>
 8008358:	e77e      	b.n	8008258 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800835a:	4628      	mov	r0, r5
 800835c:	f7ff ff61 	bl	8008222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008360:	4628      	mov	r0, r5
 8008362:	f7ff ff60 	bl	8008226 <HAL_TIM_PWM_PulseFinishedCallback>
 8008366:	e78d      	b.n	8008284 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008368:	4628      	mov	r0, r5
 800836a:	f7ff ff5a 	bl	8008222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800836e:	4628      	mov	r0, r5
 8008370:	f7ff ff59 	bl	8008226 <HAL_TIM_PWM_PulseFinishedCallback>
 8008374:	e79c      	b.n	80082b0 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008376:	4628      	mov	r0, r5
 8008378:	f7ff ff53 	bl	8008222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800837c:	4628      	mov	r0, r5
 800837e:	f7ff ff52 	bl	8008226 <HAL_TIM_PWM_PulseFinishedCallback>
 8008382:	e7ab      	b.n	80082dc <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	f06f 0201 	mvn.w	r2, #1
 800838a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800838c:	4628      	mov	r0, r5
 800838e:	f7f9 fd67 	bl	8001e60 <HAL_TIM_PeriodElapsedCallback>
 8008392:	e7ab      	b.n	80082ec <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008394:	682b      	ldr	r3, [r5, #0]
 8008396:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800839a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800839c:	4628      	mov	r0, r5
 800839e:	f000 fc24 	bl	8008bea <HAL_TIMEx_BreakCallback>
 80083a2:	e7a9      	b.n	80082f8 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80083aa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80083ac:	4628      	mov	r0, r5
 80083ae:	f000 fc1d 	bl	8008bec <HAL_TIMEx_Break2Callback>
 80083b2:	e7a7      	b.n	8008304 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80083b4:	682b      	ldr	r3, [r5, #0]
 80083b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80083ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80083bc:	4628      	mov	r0, r5
 80083be:	f7ff ff33 	bl	8008228 <HAL_TIM_TriggerCallback>
 80083c2:	e7a5      	b.n	8008310 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80083c4:	682b      	ldr	r3, [r5, #0]
 80083c6:	f06f 0220 	mvn.w	r2, #32
 80083ca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80083cc:	4628      	mov	r0, r5
 80083ce:	f000 fc0b 	bl	8008be8 <HAL_TIMEx_CommutCallback>
 80083d2:	e7a3      	b.n	800831c <HAL_TIM_IRQHandler+0xf2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80083d4:	682b      	ldr	r3, [r5, #0]
 80083d6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80083da:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 80083dc:	4628      	mov	r0, r5
 80083de:	f000 fc06 	bl	8008bee <HAL_TIMEx_EncoderIndexCallback>
 80083e2:	e7a1      	b.n	8008328 <HAL_TIM_IRQHandler+0xfe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80083e4:	682b      	ldr	r3, [r5, #0]
 80083e6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80083ea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 80083ec:	4628      	mov	r0, r5
 80083ee:	f000 fbff 	bl	8008bf0 <HAL_TIMEx_DirectionChangeCallback>
 80083f2:	e79f      	b.n	8008334 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80083f4:	682b      	ldr	r3, [r5, #0]
 80083f6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80083fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 80083fc:	4628      	mov	r0, r5
 80083fe:	f000 fbf8 	bl	8008bf2 <HAL_TIMEx_IndexErrorCallback>
 8008402:	e79d      	b.n	8008340 <HAL_TIM_IRQHandler+0x116>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008404:	682b      	ldr	r3, [r5, #0]
 8008406:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800840a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_TransitionErrorCallback(htim);
 800840c:	4628      	mov	r0, r5
 800840e:	f000 fbf1 	bl	8008bf4 <HAL_TIMEx_TransitionErrorCallback>
}
 8008412:	e79b      	b.n	800834c <HAL_TIM_IRQHandler+0x122>

08008414 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8008414:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008416:	4a3a      	ldr	r2, [pc, #232]	@ (8008500 <TIM_Base_SetConfig+0xec>)
 8008418:	4290      	cmp	r0, r2
 800841a:	d016      	beq.n	800844a <TIM_Base_SetConfig+0x36>
 800841c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008420:	d013      	beq.n	800844a <TIM_Base_SetConfig+0x36>
 8008422:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8008426:	4290      	cmp	r0, r2
 8008428:	d00f      	beq.n	800844a <TIM_Base_SetConfig+0x36>
 800842a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800842e:	4290      	cmp	r0, r2
 8008430:	d00b      	beq.n	800844a <TIM_Base_SetConfig+0x36>
 8008432:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008436:	4290      	cmp	r0, r2
 8008438:	d007      	beq.n	800844a <TIM_Base_SetConfig+0x36>
 800843a:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800843e:	4290      	cmp	r0, r2
 8008440:	d003      	beq.n	800844a <TIM_Base_SetConfig+0x36>
 8008442:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 8008446:	4290      	cmp	r0, r2
 8008448:	d103      	bne.n	8008452 <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800844a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800844e:	684a      	ldr	r2, [r1, #4]
 8008450:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008452:	4a2b      	ldr	r2, [pc, #172]	@ (8008500 <TIM_Base_SetConfig+0xec>)
 8008454:	4290      	cmp	r0, r2
 8008456:	d022      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 8008458:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800845c:	d01f      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 800845e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8008462:	4290      	cmp	r0, r2
 8008464:	d01b      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 8008466:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800846a:	4290      	cmp	r0, r2
 800846c:	d017      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 800846e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008472:	4290      	cmp	r0, r2
 8008474:	d013      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 8008476:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800847a:	4290      	cmp	r0, r2
 800847c:	d00f      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 800847e:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8008482:	4290      	cmp	r0, r2
 8008484:	d00b      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 8008486:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800848a:	4290      	cmp	r0, r2
 800848c:	d007      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 800848e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008492:	4290      	cmp	r0, r2
 8008494:	d003      	beq.n	800849e <TIM_Base_SetConfig+0x8a>
 8008496:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800849a:	4290      	cmp	r0, r2
 800849c:	d103      	bne.n	80084a6 <TIM_Base_SetConfig+0x92>
    tmpcr1 &= ~TIM_CR1_CKD;
 800849e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084a2:	68ca      	ldr	r2, [r1, #12]
 80084a4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084aa:	694a      	ldr	r2, [r1, #20]
 80084ac:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80084ae:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084b0:	688b      	ldr	r3, [r1, #8]
 80084b2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80084b4:	680b      	ldr	r3, [r1, #0]
 80084b6:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084b8:	4b11      	ldr	r3, [pc, #68]	@ (8008500 <TIM_Base_SetConfig+0xec>)
 80084ba:	4298      	cmp	r0, r3
 80084bc:	d013      	beq.n	80084e6 <TIM_Base_SetConfig+0xd2>
 80084be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084c2:	4298      	cmp	r0, r3
 80084c4:	d00f      	beq.n	80084e6 <TIM_Base_SetConfig+0xd2>
 80084c6:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80084ca:	4298      	cmp	r0, r3
 80084cc:	d00b      	beq.n	80084e6 <TIM_Base_SetConfig+0xd2>
 80084ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80084d2:	4298      	cmp	r0, r3
 80084d4:	d007      	beq.n	80084e6 <TIM_Base_SetConfig+0xd2>
 80084d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80084da:	4298      	cmp	r0, r3
 80084dc:	d003      	beq.n	80084e6 <TIM_Base_SetConfig+0xd2>
 80084de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084e2:	4298      	cmp	r0, r3
 80084e4:	d101      	bne.n	80084ea <TIM_Base_SetConfig+0xd6>
    TIMx->RCR = Structure->RepetitionCounter;
 80084e6:	690b      	ldr	r3, [r1, #16]
 80084e8:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80084ea:	2301      	movs	r3, #1
 80084ec:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80084ee:	6903      	ldr	r3, [r0, #16]
 80084f0:	f013 0f01 	tst.w	r3, #1
 80084f4:	d003      	beq.n	80084fe <TIM_Base_SetConfig+0xea>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80084f6:	6903      	ldr	r3, [r0, #16]
 80084f8:	f023 0301 	bic.w	r3, r3, #1
 80084fc:	6103      	str	r3, [r0, #16]
}
 80084fe:	4770      	bx	lr
 8008500:	40012c00 	.word	0x40012c00

08008504 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8008504:	b360      	cbz	r0, 8008560 <HAL_TIM_Base_Init+0x5c>
{
 8008506:	b510      	push	{r4, lr}
 8008508:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800850a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800850e:	b313      	cbz	r3, 8008556 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8008510:	2302      	movs	r3, #2
 8008512:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008516:	4621      	mov	r1, r4
 8008518:	f851 0b04 	ldr.w	r0, [r1], #4
 800851c:	f7ff ff7a 	bl	8008414 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008520:	2301      	movs	r3, #1
 8008522:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008526:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800852a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800852e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008532:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008536:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800853a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800853e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008542:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8008546:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800854a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800854e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008552:	2000      	movs	r0, #0
}
 8008554:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008556:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800855a:	f7fc f8c5 	bl	80046e8 <HAL_TIM_Base_MspInit>
 800855e:	e7d7      	b.n	8008510 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8008560:	2001      	movs	r0, #1
}
 8008562:	4770      	bx	lr

08008564 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8008564:	b360      	cbz	r0, 80085c0 <HAL_TIM_PWM_Init+0x5c>
{
 8008566:	b510      	push	{r4, lr}
 8008568:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800856a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800856e:	b313      	cbz	r3, 80085b6 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8008570:	2302      	movs	r3, #2
 8008572:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008576:	4621      	mov	r1, r4
 8008578:	f851 0b04 	ldr.w	r0, [r1], #4
 800857c:	f7ff ff4a 	bl	8008414 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008580:	2301      	movs	r3, #1
 8008582:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008586:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800858a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800858e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008592:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008596:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800859a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800859e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80085a2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80085a6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80085aa:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80085ae:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80085b2:	2000      	movs	r0, #0
}
 80085b4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80085b6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80085ba:	f7ff fe31 	bl	8008220 <HAL_TIM_PWM_MspInit>
 80085be:	e7d7      	b.n	8008570 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80085c0:	2001      	movs	r0, #1
}
 80085c2:	4770      	bx	lr

080085c4 <TIM_OC2_SetConfig>:
{
 80085c4:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80085c6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085c8:	6a02      	ldr	r2, [r0, #32]
 80085ca:	f022 0210 	bic.w	r2, r2, #16
 80085ce:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80085d0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80085d2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085d4:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80085d8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085dc:	680d      	ldr	r5, [r1, #0]
 80085de:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80085e2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085e6:	688d      	ldr	r5, [r1, #8]
 80085e8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085ec:	4d1b      	ldr	r5, [pc, #108]	@ (800865c <TIM_OC2_SetConfig+0x98>)
 80085ee:	42a8      	cmp	r0, r5
 80085f0:	d007      	beq.n	8008602 <TIM_OC2_SetConfig+0x3e>
 80085f2:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80085f6:	42a8      	cmp	r0, r5
 80085f8:	d003      	beq.n	8008602 <TIM_OC2_SetConfig+0x3e>
 80085fa:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80085fe:	42a8      	cmp	r0, r5
 8008600:	d106      	bne.n	8008610 <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8008602:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008606:	68cd      	ldr	r5, [r1, #12]
 8008608:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800860c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008610:	4d12      	ldr	r5, [pc, #72]	@ (800865c <TIM_OC2_SetConfig+0x98>)
 8008612:	42a8      	cmp	r0, r5
 8008614:	d013      	beq.n	800863e <TIM_OC2_SetConfig+0x7a>
 8008616:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800861a:	42a8      	cmp	r0, r5
 800861c:	d00f      	beq.n	800863e <TIM_OC2_SetConfig+0x7a>
 800861e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8008622:	42a8      	cmp	r0, r5
 8008624:	d00b      	beq.n	800863e <TIM_OC2_SetConfig+0x7a>
 8008626:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800862a:	42a8      	cmp	r0, r5
 800862c:	d007      	beq.n	800863e <TIM_OC2_SetConfig+0x7a>
 800862e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008632:	42a8      	cmp	r0, r5
 8008634:	d003      	beq.n	800863e <TIM_OC2_SetConfig+0x7a>
 8008636:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800863a:	42a8      	cmp	r0, r5
 800863c:	d107      	bne.n	800864e <TIM_OC2_SetConfig+0x8a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800863e:	f424 6c40 	bic.w	ip, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008642:	694c      	ldr	r4, [r1, #20]
 8008644:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008648:	698c      	ldr	r4, [r1, #24]
 800864a:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 800864e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008650:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008652:	684a      	ldr	r2, [r1, #4]
 8008654:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8008656:	6203      	str	r3, [r0, #32]
}
 8008658:	bc30      	pop	{r4, r5}
 800865a:	4770      	bx	lr
 800865c:	40012c00 	.word	0x40012c00

08008660 <HAL_TIM_PWM_ConfigChannel>:
{
 8008660:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8008662:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008666:	2b01      	cmp	r3, #1
 8008668:	f000 8095 	beq.w	8008796 <HAL_TIM_PWM_ConfigChannel+0x136>
 800866c:	4604      	mov	r4, r0
 800866e:	460d      	mov	r5, r1
 8008670:	2301      	movs	r3, #1
 8008672:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8008676:	2a14      	cmp	r2, #20
 8008678:	f200 8088 	bhi.w	800878c <HAL_TIM_PWM_ConfigChannel+0x12c>
 800867c:	e8df f002 	tbb	[pc, r2]
 8008680:	8686860b 	.word	0x8686860b
 8008684:	8686861f 	.word	0x8686861f
 8008688:	86868634 	.word	0x86868634
 800868c:	86868648 	.word	0x86868648
 8008690:	8686865d 	.word	0x8686865d
 8008694:	71          	.byte	0x71
 8008695:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008696:	6800      	ldr	r0, [r0, #0]
 8008698:	f7ff fb9c 	bl	8007dd4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800869c:	6822      	ldr	r2, [r4, #0]
 800869e:	6993      	ldr	r3, [r2, #24]
 80086a0:	f043 0308 	orr.w	r3, r3, #8
 80086a4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80086a6:	6822      	ldr	r2, [r4, #0]
 80086a8:	6993      	ldr	r3, [r2, #24]
 80086aa:	f023 0304 	bic.w	r3, r3, #4
 80086ae:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80086b0:	6822      	ldr	r2, [r4, #0]
 80086b2:	6993      	ldr	r3, [r2, #24]
 80086b4:	6929      	ldr	r1, [r5, #16]
 80086b6:	430b      	orrs	r3, r1
 80086b8:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80086ba:	2000      	movs	r0, #0
      break;
 80086bc:	e067      	b.n	800878e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80086be:	6800      	ldr	r0, [r0, #0]
 80086c0:	f7ff ff80 	bl	80085c4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80086c4:	6822      	ldr	r2, [r4, #0]
 80086c6:	6993      	ldr	r3, [r2, #24]
 80086c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80086cc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80086ce:	6822      	ldr	r2, [r4, #0]
 80086d0:	6993      	ldr	r3, [r2, #24]
 80086d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80086d6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80086d8:	6822      	ldr	r2, [r4, #0]
 80086da:	6993      	ldr	r3, [r2, #24]
 80086dc:	6929      	ldr	r1, [r5, #16]
 80086de:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80086e2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80086e4:	2000      	movs	r0, #0
      break;
 80086e6:	e052      	b.n	800878e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80086e8:	6800      	ldr	r0, [r0, #0]
 80086ea:	f7ff fbc9 	bl	8007e80 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80086ee:	6822      	ldr	r2, [r4, #0]
 80086f0:	69d3      	ldr	r3, [r2, #28]
 80086f2:	f043 0308 	orr.w	r3, r3, #8
 80086f6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80086f8:	6822      	ldr	r2, [r4, #0]
 80086fa:	69d3      	ldr	r3, [r2, #28]
 80086fc:	f023 0304 	bic.w	r3, r3, #4
 8008700:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008702:	6822      	ldr	r2, [r4, #0]
 8008704:	69d3      	ldr	r3, [r2, #28]
 8008706:	6929      	ldr	r1, [r5, #16]
 8008708:	430b      	orrs	r3, r1
 800870a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800870c:	2000      	movs	r0, #0
      break;
 800870e:	e03e      	b.n	800878e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008710:	6800      	ldr	r0, [r0, #0]
 8008712:	f7ff fc03 	bl	8007f1c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008716:	6822      	ldr	r2, [r4, #0]
 8008718:	69d3      	ldr	r3, [r2, #28]
 800871a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800871e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008720:	6822      	ldr	r2, [r4, #0]
 8008722:	69d3      	ldr	r3, [r2, #28]
 8008724:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008728:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800872a:	6822      	ldr	r2, [r4, #0]
 800872c:	69d3      	ldr	r3, [r2, #28]
 800872e:	6929      	ldr	r1, [r5, #16]
 8008730:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008734:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8008736:	2000      	movs	r0, #0
      break;
 8008738:	e029      	b.n	800878e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800873a:	6800      	ldr	r0, [r0, #0]
 800873c:	f7ff fc3c 	bl	8007fb8 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008740:	6822      	ldr	r2, [r4, #0]
 8008742:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8008744:	f043 0308 	orr.w	r3, r3, #8
 8008748:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800874a:	6822      	ldr	r2, [r4, #0]
 800874c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800874e:	f023 0304 	bic.w	r3, r3, #4
 8008752:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008754:	6822      	ldr	r2, [r4, #0]
 8008756:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8008758:	6929      	ldr	r1, [r5, #16]
 800875a:	430b      	orrs	r3, r1
 800875c:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;
 800875e:	2000      	movs	r0, #0
      break;
 8008760:	e015      	b.n	800878e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008762:	6800      	ldr	r0, [r0, #0]
 8008764:	f7ff fc60 	bl	8008028 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008768:	6822      	ldr	r2, [r4, #0]
 800876a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800876c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008770:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008772:	6822      	ldr	r2, [r4, #0]
 8008774:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8008776:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800877a:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800877c:	6822      	ldr	r2, [r4, #0]
 800877e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8008780:	6929      	ldr	r1, [r5, #16]
 8008782:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008786:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8008788:	2000      	movs	r0, #0
      break;
 800878a:	e000      	b.n	800878e <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 800878c:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800878e:	2300      	movs	r3, #0
 8008790:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8008794:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8008796:	2002      	movs	r0, #2
 8008798:	e7fc      	b.n	8008794 <HAL_TIM_PWM_ConfigChannel+0x134>

0800879a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800879a:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800879c:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800879e:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80087a2:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80087a6:	430a      	orrs	r2, r1
 80087a8:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087ac:	6082      	str	r2, [r0, #8]
}
 80087ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087b2:	4770      	bx	lr

080087b4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80087b4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	f000 8095 	beq.w	80088e8 <HAL_TIM_ConfigClockSource+0x134>
{
 80087be:	b510      	push	{r4, lr}
 80087c0:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80087c2:	2301      	movs	r3, #1
 80087c4:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80087c8:	2302      	movs	r3, #2
 80087ca:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80087ce:	6802      	ldr	r2, [r0, #0]
 80087d0:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80087d2:	4b46      	ldr	r3, [pc, #280]	@ (80088ec <HAL_TIM_ConfigClockSource+0x138>)
 80087d4:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 80087d6:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80087d8:	680b      	ldr	r3, [r1, #0]
 80087da:	2b70      	cmp	r3, #112	@ 0x70
 80087dc:	d05b      	beq.n	8008896 <HAL_TIM_ConfigClockSource+0xe2>
 80087de:	d831      	bhi.n	8008844 <HAL_TIM_ConfigClockSource+0x90>
 80087e0:	2b50      	cmp	r3, #80	@ 0x50
 80087e2:	d072      	beq.n	80088ca <HAL_TIM_ConfigClockSource+0x116>
 80087e4:	d90c      	bls.n	8008800 <HAL_TIM_ConfigClockSource+0x4c>
 80087e6:	2b60      	cmp	r3, #96	@ 0x60
 80087e8:	d12a      	bne.n	8008840 <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80087ea:	68ca      	ldr	r2, [r1, #12]
 80087ec:	6849      	ldr	r1, [r1, #4]
 80087ee:	6820      	ldr	r0, [r4, #0]
 80087f0:	f7ff fc67 	bl	80080c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80087f4:	2160      	movs	r1, #96	@ 0x60
 80087f6:	6820      	ldr	r0, [r4, #0]
 80087f8:	f7ff fc77 	bl	80080ea <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80087fc:	2000      	movs	r0, #0
      break;
 80087fe:	e038      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8008800:	2b40      	cmp	r3, #64	@ 0x40
 8008802:	d10a      	bne.n	800881a <HAL_TIM_ConfigClockSource+0x66>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008804:	68ca      	ldr	r2, [r1, #12]
 8008806:	6849      	ldr	r1, [r1, #4]
 8008808:	6820      	ldr	r0, [r4, #0]
 800880a:	f7ff fc47 	bl	800809c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800880e:	2140      	movs	r1, #64	@ 0x40
 8008810:	6820      	ldr	r0, [r4, #0]
 8008812:	f7ff fc6a 	bl	80080ea <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008816:	2000      	movs	r0, #0
      break;
 8008818:	e02b      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 800881a:	d861      	bhi.n	80088e0 <HAL_TIM_ConfigClockSource+0x12c>
 800881c:	2b20      	cmp	r3, #32
 800881e:	d007      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
 8008820:	d903      	bls.n	800882a <HAL_TIM_ConfigClockSource+0x76>
 8008822:	2b30      	cmp	r3, #48	@ 0x30
 8008824:	d004      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8008826:	2001      	movs	r0, #1
 8008828:	e023      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 800882a:	b10b      	cbz	r3, 8008830 <HAL_TIM_ConfigClockSource+0x7c>
 800882c:	2b10      	cmp	r3, #16
 800882e:	d105      	bne.n	800883c <HAL_TIM_ConfigClockSource+0x88>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008830:	4619      	mov	r1, r3
 8008832:	6820      	ldr	r0, [r4, #0]
 8008834:	f7ff fc59 	bl	80080ea <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008838:	2000      	movs	r0, #0
      break;
 800883a:	e01a      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 800883c:	2001      	movs	r0, #1
 800883e:	e018      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
 8008840:	2001      	movs	r0, #1
 8008842:	e016      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8008844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008848:	d032      	beq.n	80088b0 <HAL_TIM_ConfigClockSource+0xfc>
 800884a:	d90e      	bls.n	800886a <HAL_TIM_ConfigClockSource+0xb6>
 800884c:	4a28      	ldr	r2, [pc, #160]	@ (80088f0 <HAL_TIM_ConfigClockSource+0x13c>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d0ee      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
 8008852:	d915      	bls.n	8008880 <HAL_TIM_ConfigClockSource+0xcc>
 8008854:	4a27      	ldr	r2, [pc, #156]	@ (80088f4 <HAL_TIM_ConfigClockSource+0x140>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d0ea      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
 800885a:	3220      	adds	r2, #32
 800885c:	4293      	cmp	r3, r2
 800885e:	d0e7      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
 8008860:	3a30      	subs	r2, #48	@ 0x30
 8008862:	4293      	cmp	r3, r2
 8008864:	d0e4      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8008866:	2001      	movs	r0, #1
 8008868:	e003      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 800886a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800886e:	d139      	bne.n	80088e4 <HAL_TIM_ConfigClockSource+0x130>
 8008870:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008872:	2301      	movs	r3, #1
 8008874:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8008878:	2300      	movs	r3, #0
 800887a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800887e:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8008880:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008884:	d0d4      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
 8008886:	3a10      	subs	r2, #16
 8008888:	4293      	cmp	r3, r2
 800888a:	d0d1      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
 800888c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008890:	d0ce      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8008892:	2001      	movs	r0, #1
 8008894:	e7ed      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
      TIM_ETR_SetConfig(htim->Instance,
 8008896:	68cb      	ldr	r3, [r1, #12]
 8008898:	684a      	ldr	r2, [r1, #4]
 800889a:	6889      	ldr	r1, [r1, #8]
 800889c:	6820      	ldr	r0, [r4, #0]
 800889e:	f7ff ff7c 	bl	800879a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80088a2:	6822      	ldr	r2, [r4, #0]
 80088a4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80088a6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80088aa:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80088ac:	2000      	movs	r0, #0
      break;
 80088ae:	e7e0      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
      TIM_ETR_SetConfig(htim->Instance,
 80088b0:	68cb      	ldr	r3, [r1, #12]
 80088b2:	684a      	ldr	r2, [r1, #4]
 80088b4:	6889      	ldr	r1, [r1, #8]
 80088b6:	6820      	ldr	r0, [r4, #0]
 80088b8:	f7ff ff6f 	bl	800879a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80088bc:	6822      	ldr	r2, [r4, #0]
 80088be:	6893      	ldr	r3, [r2, #8]
 80088c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80088c4:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80088c6:	2000      	movs	r0, #0
      break;
 80088c8:	e7d3      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088ca:	68ca      	ldr	r2, [r1, #12]
 80088cc:	6849      	ldr	r1, [r1, #4]
 80088ce:	6820      	ldr	r0, [r4, #0]
 80088d0:	f7ff fbe4 	bl	800809c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80088d4:	2150      	movs	r1, #80	@ 0x50
 80088d6:	6820      	ldr	r0, [r4, #0]
 80088d8:	f7ff fc07 	bl	80080ea <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80088dc:	2000      	movs	r0, #0
      break;
 80088de:	e7c8      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 80088e0:	2001      	movs	r0, #1
 80088e2:	e7c6      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
 80088e4:	2001      	movs	r0, #1
 80088e6:	e7c4      	b.n	8008872 <HAL_TIM_ConfigClockSource+0xbe>
  __HAL_LOCK(htim);
 80088e8:	2002      	movs	r0, #2
}
 80088ea:	4770      	bx	lr
 80088ec:	ffce0088 	.word	0xffce0088
 80088f0:	00100030 	.word	0x00100030
 80088f4:	00100050 	.word	0x00100050

080088f8 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80088f8:	f001 011f 	and.w	r1, r1, #31
 80088fc:	f04f 0c01 	mov.w	ip, #1
 8008900:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008904:	6a03      	ldr	r3, [r0, #32]
 8008906:	ea23 030c 	bic.w	r3, r3, ip
 800890a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800890c:	6a03      	ldr	r3, [r0, #32]
 800890e:	408a      	lsls	r2, r1
 8008910:	4313      	orrs	r3, r2
 8008912:	6203      	str	r3, [r0, #32]
}
 8008914:	4770      	bx	lr
	...

08008918 <HAL_TIM_PWM_Start>:
{
 8008918:	b510      	push	{r4, lr}
 800891a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800891c:	2910      	cmp	r1, #16
 800891e:	d83d      	bhi.n	800899c <HAL_TIM_PWM_Start+0x84>
 8008920:	e8df f001 	tbb	[pc, r1]
 8008924:	3c3c3c09 	.word	0x3c3c3c09
 8008928:	3c3c3c20 	.word	0x3c3c3c20
 800892c:	3c3c3c27 	.word	0x3c3c3c27
 8008930:	3c3c3c2e 	.word	0x3c3c3c2e
 8008934:	35          	.byte	0x35
 8008935:	00          	.byte	0x00
 8008936:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800893a:	b2db      	uxtb	r3, r3
 800893c:	3b01      	subs	r3, #1
 800893e:	bf18      	it	ne
 8008940:	2301      	movne	r3, #1
 8008942:	2b00      	cmp	r3, #0
 8008944:	f040 809b 	bne.w	8008a7e <HAL_TIM_PWM_Start+0x166>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008948:	2910      	cmp	r1, #16
 800894a:	f200 8086 	bhi.w	8008a5a <HAL_TIM_PWM_Start+0x142>
 800894e:	e8df f001 	tbb	[pc, r1]
 8008952:	842c      	.short	0x842c
 8008954:	84748484 	.word	0x84748484
 8008958:	84788484 	.word	0x84788484
 800895c:	847c8484 	.word	0x847c8484
 8008960:	8484      	.short	0x8484
 8008962:	80          	.byte	0x80
 8008963:	00          	.byte	0x00
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008964:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8008968:	b2db      	uxtb	r3, r3
 800896a:	3b01      	subs	r3, #1
 800896c:	bf18      	it	ne
 800896e:	2301      	movne	r3, #1
 8008970:	e7e7      	b.n	8008942 <HAL_TIM_PWM_Start+0x2a>
 8008972:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8008976:	b2db      	uxtb	r3, r3
 8008978:	3b01      	subs	r3, #1
 800897a:	bf18      	it	ne
 800897c:	2301      	movne	r3, #1
 800897e:	e7e0      	b.n	8008942 <HAL_TIM_PWM_Start+0x2a>
 8008980:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8008984:	b2db      	uxtb	r3, r3
 8008986:	3b01      	subs	r3, #1
 8008988:	bf18      	it	ne
 800898a:	2301      	movne	r3, #1
 800898c:	e7d9      	b.n	8008942 <HAL_TIM_PWM_Start+0x2a>
 800898e:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8008992:	b2db      	uxtb	r3, r3
 8008994:	3b01      	subs	r3, #1
 8008996:	bf18      	it	ne
 8008998:	2301      	movne	r3, #1
 800899a:	e7d2      	b.n	8008942 <HAL_TIM_PWM_Start+0x2a>
 800899c:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	3b01      	subs	r3, #1
 80089a4:	bf18      	it	ne
 80089a6:	2301      	movne	r3, #1
 80089a8:	e7cb      	b.n	8008942 <HAL_TIM_PWM_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089aa:	2302      	movs	r3, #2
 80089ac:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089b0:	2201      	movs	r2, #1
 80089b2:	6820      	ldr	r0, [r4, #0]
 80089b4:	f7ff ffa0 	bl	80088f8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089b8:	6823      	ldr	r3, [r4, #0]
 80089ba:	4a34      	ldr	r2, [pc, #208]	@ (8008a8c <HAL_TIM_PWM_Start+0x174>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d013      	beq.n	80089e8 <HAL_TIM_PWM_Start+0xd0>
 80089c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d00f      	beq.n	80089e8 <HAL_TIM_PWM_Start+0xd0>
 80089c8:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d00b      	beq.n	80089e8 <HAL_TIM_PWM_Start+0xd0>
 80089d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d007      	beq.n	80089e8 <HAL_TIM_PWM_Start+0xd0>
 80089d8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80089dc:	4293      	cmp	r3, r2
 80089de:	d003      	beq.n	80089e8 <HAL_TIM_PWM_Start+0xd0>
 80089e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d103      	bne.n	80089f0 <HAL_TIM_PWM_Start+0xd8>
    __HAL_TIM_MOE_ENABLE(htim);
 80089e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80089ee:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	4a26      	ldr	r2, [pc, #152]	@ (8008a8c <HAL_TIM_PWM_Start+0x174>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d034      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x14a>
 80089f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089fc:	d031      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x14a>
 80089fe:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d02d      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x14a>
 8008a06:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d029      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x14a>
 8008a0e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d025      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x14a>
 8008a16:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d021      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x14a>
 8008a1e:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d01d      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x14a>
 8008a26:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d019      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x14a>
    __HAL_TIM_ENABLE(htim);
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	f042 0201 	orr.w	r2, r2, #1
 8008a34:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008a36:	2000      	movs	r0, #0
 8008a38:	e022      	b.n	8008a80 <HAL_TIM_PWM_Start+0x168>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a3a:	2302      	movs	r3, #2
 8008a3c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008a40:	e7b6      	b.n	80089b0 <HAL_TIM_PWM_Start+0x98>
 8008a42:	2302      	movs	r3, #2
 8008a44:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008a48:	e7b2      	b.n	80089b0 <HAL_TIM_PWM_Start+0x98>
 8008a4a:	2302      	movs	r3, #2
 8008a4c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008a50:	e7ae      	b.n	80089b0 <HAL_TIM_PWM_Start+0x98>
 8008a52:	2302      	movs	r3, #2
 8008a54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a58:	e7aa      	b.n	80089b0 <HAL_TIM_PWM_Start+0x98>
 8008a5a:	2302      	movs	r3, #2
 8008a5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a60:	e7a6      	b.n	80089b0 <HAL_TIM_PWM_Start+0x98>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a62:	6899      	ldr	r1, [r3, #8]
 8008a64:	4a0a      	ldr	r2, [pc, #40]	@ (8008a90 <HAL_TIM_PWM_Start+0x178>)
 8008a66:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a68:	2a06      	cmp	r2, #6
 8008a6a:	d00a      	beq.n	8008a82 <HAL_TIM_PWM_Start+0x16a>
 8008a6c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8008a70:	d009      	beq.n	8008a86 <HAL_TIM_PWM_Start+0x16e>
      __HAL_TIM_ENABLE(htim);
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	f042 0201 	orr.w	r2, r2, #1
 8008a78:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008a7a:	2000      	movs	r0, #0
 8008a7c:	e000      	b.n	8008a80 <HAL_TIM_PWM_Start+0x168>
    return HAL_ERROR;
 8008a7e:	2001      	movs	r0, #1
}
 8008a80:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8008a82:	2000      	movs	r0, #0
 8008a84:	e7fc      	b.n	8008a80 <HAL_TIM_PWM_Start+0x168>
 8008a86:	2000      	movs	r0, #0
 8008a88:	e7fa      	b.n	8008a80 <HAL_TIM_PWM_Start+0x168>
 8008a8a:	bf00      	nop
 8008a8c:	40012c00 	.word	0x40012c00
 8008a90:	00010007 	.word	0x00010007

08008a94 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a94:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8008a98:	2a01      	cmp	r2, #1
 8008a9a:	d04c      	beq.n	8008b36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 8008a9c:	b430      	push	{r4, r5}
 8008a9e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008aa6:	2202      	movs	r2, #2
 8008aa8:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008aac:	6800      	ldr	r0, [r0, #0]
 8008aae:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ab0:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ab2:	4d22      	ldr	r5, [pc, #136]	@ (8008b3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8008ab4:	42a8      	cmp	r0, r5
 8008ab6:	d007      	beq.n	8008ac8 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8008ab8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008abc:	42a8      	cmp	r0, r5
 8008abe:	d003      	beq.n	8008ac8 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8008ac0:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8008ac4:	42a8      	cmp	r0, r5
 8008ac6:	d103      	bne.n	8008ad0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ac8:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008acc:	684d      	ldr	r5, [r1, #4]
 8008ace:	432a      	orrs	r2, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ad0:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8008ad4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ad8:	680d      	ldr	r5, [r1, #0]
 8008ada:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008adc:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	4816      	ldr	r0, [pc, #88]	@ (8008b3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8008ae2:	4282      	cmp	r2, r0
 8008ae4:	d01a      	beq.n	8008b1c <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8008ae6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8008aea:	d017      	beq.n	8008b1c <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8008aec:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8008af0:	4282      	cmp	r2, r0
 8008af2:	d013      	beq.n	8008b1c <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8008af4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8008af8:	4282      	cmp	r2, r0
 8008afa:	d00f      	beq.n	8008b1c <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8008afc:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8008b00:	4282      	cmp	r2, r0
 8008b02:	d00b      	beq.n	8008b1c <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8008b04:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8008b08:	4282      	cmp	r2, r0
 8008b0a:	d007      	beq.n	8008b1c <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8008b0c:	f500 6040 	add.w	r0, r0, #3072	@ 0xc00
 8008b10:	4282      	cmp	r2, r0
 8008b12:	d003      	beq.n	8008b1c <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8008b14:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
 8008b18:	4282      	cmp	r2, r0
 8008b1a:	d104      	bne.n	8008b26 <HAL_TIMEx_MasterConfigSynchronization+0x92>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b1c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b20:	6889      	ldr	r1, [r1, #8]
 8008b22:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b24:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b2c:	2000      	movs	r0, #0
 8008b2e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8008b32:	bc30      	pop	{r4, r5}
 8008b34:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008b36:	2002      	movs	r0, #2
}
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	40012c00 	.word	0x40012c00

08008b40 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b40:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d04a      	beq.n	8008bde <HAL_TIMEx_ConfigBreakDeadTime+0x9e>
{
 8008b48:	b410      	push	{r4}
 8008b4a:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008b52:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008b54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b58:	6888      	ldr	r0, [r1, #8]
 8008b5a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008b5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b60:	6848      	ldr	r0, [r1, #4]
 8008b62:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008b64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008b68:	6808      	ldr	r0, [r1, #0]
 8008b6a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008b6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b70:	6908      	ldr	r0, [r1, #16]
 8008b72:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008b74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b78:	6948      	ldr	r0, [r1, #20]
 8008b7a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008b7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b80:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8008b82:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008b84:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8008b88:	6988      	ldr	r0, [r1, #24]
 8008b8a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008b8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b92:	69c8      	ldr	r0, [r1, #28]
 8008b94:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008b96:	6810      	ldr	r0, [r2, #0]
 8008b98:	4c12      	ldr	r4, [pc, #72]	@ (8008be4 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8008b9a:	42a0      	cmp	r0, r4
 8008b9c:	d007      	beq.n	8008bae <HAL_TIMEx_ConfigBreakDeadTime+0x6e>
 8008b9e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8008ba2:	42a0      	cmp	r0, r4
 8008ba4:	d003      	beq.n	8008bae <HAL_TIMEx_ConfigBreakDeadTime+0x6e>
 8008ba6:	f504 54e0 	add.w	r4, r4, #7168	@ 0x1c00
 8008baa:	42a0      	cmp	r0, r4
 8008bac:	d110      	bne.n	8008bd0 <HAL_TIMEx_ConfigBreakDeadTime+0x90>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008bae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008bb2:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8008bb4:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008bb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008bbc:	6a0c      	ldr	r4, [r1, #32]
 8008bbe:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008bc0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008bc4:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8008bc6:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008bc8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008bcc:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 8008bce:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008bd0:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008bd2:	2000      	movs	r0, #0
 8008bd4:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8008bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bdc:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008bde:	2002      	movs	r0, #2
}
 8008be0:	4770      	bx	lr
 8008be2:	bf00      	nop
 8008be4:	40012c00 	.word	0x40012c00

08008be8 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008be8:	4770      	bx	lr

08008bea <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008bea:	4770      	bx	lr

08008bec <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008bec:	4770      	bx	lr

08008bee <HAL_TIMEx_EncoderIndexCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008bee:	4770      	bx	lr

08008bf0 <HAL_TIMEx_DirectionChangeCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008bf0:	4770      	bx	lr

08008bf2 <HAL_TIMEx_IndexErrorCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008bf2:	4770      	bx	lr

08008bf4 <HAL_TIMEx_TransitionErrorCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008bf4:	4770      	bx	lr

08008bf6 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008bf6:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf8:	e852 3f00 	ldrex	r3, [r2]
 8008bfc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c00:	e842 3100 	strex	r1, r3, [r2]
 8008c04:	2900      	cmp	r1, #0
 8008c06:	d1f6      	bne.n	8008bf6 <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008c08:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0a:	f102 0308 	add.w	r3, r2, #8
 8008c0e:	e853 3f00 	ldrex	r3, [r3]
 8008c12:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c16:	3208      	adds	r2, #8
 8008c18:	e842 3100 	strex	r1, r3, [r2]
 8008c1c:	2900      	cmp	r1, #0
 8008c1e:	d1f3      	bne.n	8008c08 <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c20:	2320      	movs	r3, #32
 8008c22:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 8008c26:	4770      	bx	lr

08008c28 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c28:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c2a:	e852 3f00 	ldrex	r3, [r2]
 8008c2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c32:	e842 3100 	strex	r1, r3, [r2]
 8008c36:	2900      	cmp	r1, #0
 8008c38:	d1f6      	bne.n	8008c28 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c3a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c3c:	f102 0308 	add.w	r3, r2, #8
 8008c40:	e853 3f00 	ldrex	r3, [r3]
 8008c44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c48:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c4c:	3208      	adds	r2, #8
 8008c4e:	e842 3100 	strex	r1, r3, [r2]
 8008c52:	2900      	cmp	r1, #0
 8008c54:	d1f1      	bne.n	8008c3a <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c56:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8008c58:	2b01      	cmp	r3, #1
 8008c5a:	d006      	beq.n	8008c6a <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c5c:	2320      	movs	r3, #32
 8008c5e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c62:	2300      	movs	r3, #0
 8008c64:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c66:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8008c68:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c6a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6c:	e852 3f00 	ldrex	r3, [r2]
 8008c70:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c74:	e842 3100 	strex	r1, r3, [r2]
 8008c78:	2900      	cmp	r1, #0
 8008c7a:	d1f6      	bne.n	8008c6a <UART_EndRxTransfer+0x42>
 8008c7c:	e7ee      	b.n	8008c5c <UART_EndRxTransfer+0x34>

08008c7e <HAL_UART_DeInit>:
  if (huart == NULL)
 8008c7e:	b1f0      	cbz	r0, 8008cbe <HAL_UART_DeInit+0x40>
{
 8008c80:	b538      	push	{r3, r4, r5, lr}
 8008c82:	4605      	mov	r5, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8008c84:	2324      	movs	r3, #36	@ 0x24
 8008c86:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8008c8a:	6802      	ldr	r2, [r0, #0]
 8008c8c:	6813      	ldr	r3, [r2, #0]
 8008c8e:	f023 0301 	bic.w	r3, r3, #1
 8008c92:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 8008c94:	6803      	ldr	r3, [r0, #0]
 8008c96:	2400      	movs	r4, #0
 8008c98:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8008c9a:	6803      	ldr	r3, [r0, #0]
 8008c9c:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8008c9e:	6803      	ldr	r3, [r0, #0]
 8008ca0:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8008ca2:	f7fb ff75 	bl	8004b90 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ca6:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 8008caa:	f8c5 4088 	str.w	r4, [r5, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 8008cae:	f8c5 408c 	str.w	r4, [r5, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cb2:	66ec      	str	r4, [r5, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cb4:	672c      	str	r4, [r5, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8008cb6:	f885 4084 	strb.w	r4, [r5, #132]	@ 0x84
  return HAL_OK;
 8008cba:	4620      	mov	r0, r4
}
 8008cbc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8008cbe:	2001      	movs	r0, #1
}
 8008cc0:	4770      	bx	lr
	...

08008cc4 <HAL_UART_Transmit_DMA>:
{
 8008cc4:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8008cc6:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8008cca:	2a20      	cmp	r2, #32
 8008ccc:	d13d      	bne.n	8008d4a <HAL_UART_Transmit_DMA+0x86>
{
 8008cce:	b510      	push	{r4, lr}
 8008cd0:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8008cd2:	2900      	cmp	r1, #0
 8008cd4:	d03b      	beq.n	8008d4e <HAL_UART_Transmit_DMA+0x8a>
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d03b      	beq.n	8008d52 <HAL_UART_Transmit_DMA+0x8e>
    huart->pTxBuffPtr  = pData;
 8008cda:	6501      	str	r1, [r0, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008cdc:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008ce0:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008cea:	2221      	movs	r2, #33	@ 0x21
 8008cec:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if (huart->hdmatx != NULL)
 8008cf0:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 8008cf2:	b1ca      	cbz	r2, 8008d28 <HAL_UART_Transmit_DMA+0x64>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008cf4:	4918      	ldr	r1, [pc, #96]	@ (8008d58 <HAL_UART_Transmit_DMA+0x94>)
 8008cf6:	62d1      	str	r1, [r2, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008cf8:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 8008cfa:	4918      	ldr	r1, [pc, #96]	@ (8008d5c <HAL_UART_Transmit_DMA+0x98>)
 8008cfc:	6311      	str	r1, [r2, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008cfe:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 8008d00:	4917      	ldr	r1, [pc, #92]	@ (8008d60 <HAL_UART_Transmit_DMA+0x9c>)
 8008d02:	6351      	str	r1, [r2, #52]	@ 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 8008d04:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 8008d06:	2100      	movs	r1, #0
 8008d08:	6391      	str	r1, [r2, #56]	@ 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008d0a:	6802      	ldr	r2, [r0, #0]
 8008d0c:	3228      	adds	r2, #40	@ 0x28
 8008d0e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8008d10:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
 8008d12:	f7fd fb9f 	bl	8006454 <HAL_DMA_Start_IT>
 8008d16:	b138      	cbz	r0, 8008d28 <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008d18:	2310      	movs	r3, #16
 8008d1a:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 8008d1e:	2320      	movs	r3, #32
 8008d20:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_ERROR;
 8008d24:	2001      	movs	r0, #1
 8008d26:	e00f      	b.n	8008d48 <HAL_UART_Transmit_DMA+0x84>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008d28:	6823      	ldr	r3, [r4, #0]
 8008d2a:	2240      	movs	r2, #64	@ 0x40
 8008d2c:	621a      	str	r2, [r3, #32]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008d2e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d30:	f102 0308 	add.w	r3, r2, #8
 8008d34:	e853 3f00 	ldrex	r3, [r3]
 8008d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3c:	3208      	adds	r2, #8
 8008d3e:	e842 3100 	strex	r1, r3, [r2]
 8008d42:	2900      	cmp	r1, #0
 8008d44:	d1f3      	bne.n	8008d2e <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 8008d46:	2000      	movs	r0, #0
}
 8008d48:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8008d4a:	2002      	movs	r0, #2
}
 8008d4c:	4770      	bx	lr
      return HAL_ERROR;
 8008d4e:	2001      	movs	r0, #1
 8008d50:	e7fa      	b.n	8008d48 <HAL_UART_Transmit_DMA+0x84>
 8008d52:	2001      	movs	r0, #1
 8008d54:	e7f8      	b.n	8008d48 <HAL_UART_Transmit_DMA+0x84>
 8008d56:	bf00      	nop
 8008d58:	08008d67 	.word	0x08008d67
 8008d5c:	08008dd5 	.word	0x08008dd5
 8008d60:	08008de5 	.word	0x08008de5

08008d64 <HAL_UART_TxCpltCallback>:
}
 8008d64:	4770      	bx	lr

08008d66 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008d66:	b508      	push	{r3, lr}
 8008d68:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d6a:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f013 0f20 	tst.w	r3, #32
 8008d74:	d118      	bne.n	8008da8 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8008d76:	2300      	movs	r3, #0
 8008d78:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008d7c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7e:	f102 0308 	add.w	r3, r2, #8
 8008d82:	e853 3f00 	ldrex	r3, [r3]
 8008d86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d8a:	3208      	adds	r2, #8
 8008d8c:	e842 3100 	strex	r1, r3, [r2]
 8008d90:	2900      	cmp	r1, #0
 8008d92:	d1f3      	bne.n	8008d7c <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d94:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d96:	e852 3f00 	ldrex	r3, [r2]
 8008d9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9e:	e842 3100 	strex	r1, r3, [r2]
 8008da2:	2900      	cmp	r1, #0
 8008da4:	d1f6      	bne.n	8008d94 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008da6:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8008da8:	f7ff ffdc 	bl	8008d64 <HAL_UART_TxCpltCallback>
}
 8008dac:	e7fb      	b.n	8008da6 <UART_DMATransmitCplt+0x40>

08008dae <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008dae:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008db0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db2:	e852 3f00 	ldrex	r3, [r2]
 8008db6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dba:	e842 3100 	strex	r1, r3, [r2]
 8008dbe:	2900      	cmp	r1, #0
 8008dc0:	d1f6      	bne.n	8008db0 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dc2:	2320      	movs	r3, #32
 8008dc4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	6783      	str	r3, [r0, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dcc:	f7ff ffca 	bl	8008d64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dd0:	bd08      	pop	{r3, pc}

08008dd2 <HAL_UART_TxHalfCpltCallback>:
}
 8008dd2:	4770      	bx	lr

08008dd4 <UART_DMATxHalfCplt>:
{
 8008dd4:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8008dd6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008dd8:	f7ff fffb 	bl	8008dd2 <HAL_UART_TxHalfCpltCallback>
}
 8008ddc:	bd08      	pop	{r3, pc}

08008dde <HAL_UART_RxCpltCallback>:
}
 8008dde:	4770      	bx	lr

08008de0 <HAL_UART_RxHalfCpltCallback>:
}
 8008de0:	4770      	bx	lr

08008de2 <HAL_UART_ErrorCallback>:
}
 8008de2:	4770      	bx	lr

08008de4 <UART_DMAError>:
{
 8008de4:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008de6:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008de8:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008dec:	f8d4 508c 	ldr.w	r5, [r4, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008df0:	6823      	ldr	r3, [r4, #0]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008df8:	d001      	beq.n	8008dfe <UART_DMAError+0x1a>
 8008dfa:	2a21      	cmp	r2, #33	@ 0x21
 8008dfc:	d010      	beq.n	8008e20 <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008dfe:	6823      	ldr	r3, [r4, #0]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8008e06:	d001      	beq.n	8008e0c <UART_DMAError+0x28>
 8008e08:	2d22      	cmp	r5, #34	@ 0x22
 8008e0a:	d010      	beq.n	8008e2e <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008e0c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8008e10:	f043 0310 	orr.w	r3, r3, #16
 8008e14:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
  HAL_UART_ErrorCallback(huart);
 8008e18:	4620      	mov	r0, r4
 8008e1a:	f7ff ffe2 	bl	8008de2 <HAL_UART_ErrorCallback>
}
 8008e1e:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 8008e20:	2300      	movs	r3, #0
 8008e22:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008e26:	4620      	mov	r0, r4
 8008e28:	f7ff fee5 	bl	8008bf6 <UART_EndTxTransfer>
 8008e2c:	e7e7      	b.n	8008dfe <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008e34:	4620      	mov	r0, r4
 8008e36:	f7ff fef7 	bl	8008c28 <UART_EndRxTransfer>
 8008e3a:	e7e7      	b.n	8008e0c <UART_DMAError+0x28>

08008e3c <UART_DMAAbortOnError>:
{
 8008e3c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e3e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8008e40:	2300      	movs	r3, #0
 8008e42:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008e46:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  HAL_UART_ErrorCallback(huart);
 8008e4a:	f7ff ffca 	bl	8008de2 <HAL_UART_ErrorCallback>
}
 8008e4e:	bd08      	pop	{r3, pc}

08008e50 <HAL_UARTEx_RxEventCallback>:
}
 8008e50:	4770      	bx	lr
	...

08008e54 <HAL_UART_IRQHandler>:
{
 8008e54:	b570      	push	{r4, r5, r6, lr}
 8008e56:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008e58:	6802      	ldr	r2, [r0, #0]
 8008e5a:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008e5c:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008e5e:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8008e60:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 8008e64:	ea13 0f0c 	tst.w	r3, ip
 8008e68:	d10d      	bne.n	8008e86 <HAL_UART_IRQHandler+0x32>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008e6a:	f013 0f20 	tst.w	r3, #32
 8008e6e:	d010      	beq.n	8008e92 <HAL_UART_IRQHandler+0x3e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008e70:	f010 0f20 	tst.w	r0, #32
 8008e74:	d102      	bne.n	8008e7c <HAL_UART_IRQHandler+0x28>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008e76:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 8008e7a:	d00a      	beq.n	8008e92 <HAL_UART_IRQHandler+0x3e>
      if (huart->RxISR != NULL)
 8008e7c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8008e7e:	b393      	cbz	r3, 8008ee6 <HAL_UART_IRQHandler+0x92>
        huart->RxISR(huart);
 8008e80:	4620      	mov	r0, r4
 8008e82:	4798      	blx	r3
      return;
 8008e84:	e02f      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008e86:	4db4      	ldr	r5, [pc, #720]	@ (8009158 <HAL_UART_IRQHandler+0x304>)
 8008e88:	400d      	ands	r5, r1
 8008e8a:	d12d      	bne.n	8008ee8 <HAL_UART_IRQHandler+0x94>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008e8c:	4eb3      	ldr	r6, [pc, #716]	@ (800915c <HAL_UART_IRQHandler+0x308>)
 8008e8e:	4230      	tst	r0, r6
 8008e90:	d12a      	bne.n	8008ee8 <HAL_UART_IRQHandler+0x94>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e92:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 8008e94:	2d01      	cmp	r5, #1
 8008e96:	f000 80c0 	beq.w	800901a <HAL_UART_IRQHandler+0x1c6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008e9a:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8008e9e:	d003      	beq.n	8008ea8 <HAL_UART_IRQHandler+0x54>
 8008ea0:	f411 0f80 	tst.w	r1, #4194304	@ 0x400000
 8008ea4:	f040 815e 	bne.w	8009164 <HAL_UART_IRQHandler+0x310>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008ea8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008eac:	d007      	beq.n	8008ebe <HAL_UART_IRQHandler+0x6a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008eae:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8008eb2:	f040 815e 	bne.w	8009172 <HAL_UART_IRQHandler+0x31e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008eb6:	f411 0f00 	tst.w	r1, #8388608	@ 0x800000
 8008eba:	f040 815a 	bne.w	8009172 <HAL_UART_IRQHandler+0x31e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008ebe:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8008ec2:	d003      	beq.n	8008ecc <HAL_UART_IRQHandler+0x78>
 8008ec4:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8008ec8:	f040 815a 	bne.w	8009180 <HAL_UART_IRQHandler+0x32c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008ecc:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8008ed0:	d003      	beq.n	8008eda <HAL_UART_IRQHandler+0x86>
 8008ed2:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8008ed6:	f040 8157 	bne.w	8009188 <HAL_UART_IRQHandler+0x334>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008eda:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8008ede:	d002      	beq.n	8008ee6 <HAL_UART_IRQHandler+0x92>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	f2c0 8155 	blt.w	8009190 <HAL_UART_IRQHandler+0x33c>
}
 8008ee6:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ee8:	f013 0f01 	tst.w	r3, #1
 8008eec:	d009      	beq.n	8008f02 <HAL_UART_IRQHandler+0xae>
 8008eee:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8008ef2:	d006      	beq.n	8008f02 <HAL_UART_IRQHandler+0xae>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ef4:	2601      	movs	r6, #1
 8008ef6:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ef8:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8008efc:	4332      	orrs	r2, r6
 8008efe:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f02:	f013 0f02 	tst.w	r3, #2
 8008f06:	d00b      	beq.n	8008f20 <HAL_UART_IRQHandler+0xcc>
 8008f08:	f011 0f01 	tst.w	r1, #1
 8008f0c:	d008      	beq.n	8008f20 <HAL_UART_IRQHandler+0xcc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008f0e:	6822      	ldr	r2, [r4, #0]
 8008f10:	2602      	movs	r6, #2
 8008f12:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008f14:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8008f18:	f042 0204 	orr.w	r2, r2, #4
 8008f1c:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f20:	f013 0f04 	tst.w	r3, #4
 8008f24:	d00b      	beq.n	8008f3e <HAL_UART_IRQHandler+0xea>
 8008f26:	f011 0f01 	tst.w	r1, #1
 8008f2a:	d008      	beq.n	8008f3e <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008f2c:	6822      	ldr	r2, [r4, #0]
 8008f2e:	2604      	movs	r6, #4
 8008f30:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008f32:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8008f36:	f042 0202 	orr.w	r2, r2, #2
 8008f3a:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008f3e:	f013 0f08 	tst.w	r3, #8
 8008f42:	d00b      	beq.n	8008f5c <HAL_UART_IRQHandler+0x108>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008f44:	f010 0f20 	tst.w	r0, #32
 8008f48:	d100      	bne.n	8008f4c <HAL_UART_IRQHandler+0xf8>
 8008f4a:	b13d      	cbz	r5, 8008f5c <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008f4c:	6822      	ldr	r2, [r4, #0]
 8008f4e:	2508      	movs	r5, #8
 8008f50:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008f52:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8008f56:	432a      	orrs	r2, r5
 8008f58:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008f5c:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8008f60:	d00c      	beq.n	8008f7c <HAL_UART_IRQHandler+0x128>
 8008f62:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 8008f66:	d009      	beq.n	8008f7c <HAL_UART_IRQHandler+0x128>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f68:	6822      	ldr	r2, [r4, #0]
 8008f6a:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8008f6e:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008f70:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8008f74:	f042 0220 	orr.w	r2, r2, #32
 8008f78:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f7c:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8008f80:	2a00      	cmp	r2, #0
 8008f82:	d0b0      	beq.n	8008ee6 <HAL_UART_IRQHandler+0x92>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008f84:	f013 0f20 	tst.w	r3, #32
 8008f88:	d009      	beq.n	8008f9e <HAL_UART_IRQHandler+0x14a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008f8a:	f010 0f20 	tst.w	r0, #32
 8008f8e:	d102      	bne.n	8008f96 <HAL_UART_IRQHandler+0x142>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008f90:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 8008f94:	d003      	beq.n	8008f9e <HAL_UART_IRQHandler+0x14a>
        if (huart->RxISR != NULL)
 8008f96:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8008f98:	b10b      	cbz	r3, 8008f9e <HAL_UART_IRQHandler+0x14a>
          huart->RxISR(huart);
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8008f9e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008fa2:	6823      	ldr	r3, [r4, #0]
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8008faa:	d102      	bne.n	8008fb2 <HAL_UART_IRQHandler+0x15e>
 8008fac:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8008fb0:	d02c      	beq.n	800900c <HAL_UART_IRQHandler+0x1b8>
        UART_EndRxTransfer(huart);
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f7ff fe38 	bl	8008c28 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fb8:	6823      	ldr	r3, [r4, #0]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8008fc0:	d020      	beq.n	8009004 <HAL_UART_IRQHandler+0x1b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fc2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc4:	f102 0308 	add.w	r3, r2, #8
 8008fc8:	e853 3f00 	ldrex	r3, [r3]
 8008fcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd0:	3208      	adds	r2, #8
 8008fd2:	e842 3100 	strex	r1, r3, [r2]
 8008fd6:	2900      	cmp	r1, #0
 8008fd8:	d1f3      	bne.n	8008fc2 <HAL_UART_IRQHandler+0x16e>
          if (huart->hdmarx != NULL)
 8008fda:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8008fde:	b16b      	cbz	r3, 8008ffc <HAL_UART_IRQHandler+0x1a8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008fe0:	4a5f      	ldr	r2, [pc, #380]	@ (8009160 <HAL_UART_IRQHandler+0x30c>)
 8008fe2:	639a      	str	r2, [r3, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008fe4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8008fe8:	f7fd fab4 	bl	8006554 <HAL_DMA_Abort_IT>
 8008fec:	2800      	cmp	r0, #0
 8008fee:	f43f af7a 	beq.w	8008ee6 <HAL_UART_IRQHandler+0x92>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ff2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8008ff6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008ff8:	4798      	blx	r3
 8008ffa:	e774      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
            HAL_UART_ErrorCallback(huart);
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	f7ff fef0 	bl	8008de2 <HAL_UART_ErrorCallback>
 8009002:	e770      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
          HAL_UART_ErrorCallback(huart);
 8009004:	4620      	mov	r0, r4
 8009006:	f7ff feec 	bl	8008de2 <HAL_UART_ErrorCallback>
 800900a:	e76c      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
        HAL_UART_ErrorCallback(huart);
 800900c:	4620      	mov	r0, r4
 800900e:	f7ff fee8 	bl	8008de2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009012:	2300      	movs	r3, #0
 8009014:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    return;
 8009018:	e765      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800901a:	f013 0f10 	tst.w	r3, #16
 800901e:	f43f af3c 	beq.w	8008e9a <HAL_UART_IRQHandler+0x46>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009022:	f010 0f10 	tst.w	r0, #16
 8009026:	f43f af38 	beq.w	8008e9a <HAL_UART_IRQHandler+0x46>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800902a:	2310      	movs	r3, #16
 800902c:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800902e:	6823      	ldr	r3, [r4, #0]
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8009036:	d053      	beq.n	80090e0 <HAL_UART_IRQHandler+0x28c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009038:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800903c:	6813      	ldr	r3, [r2, #0]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8009042:	2b00      	cmp	r3, #0
 8009044:	f43f af4f 	beq.w	8008ee6 <HAL_UART_IRQHandler+0x92>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009048:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800904c:	4299      	cmp	r1, r3
 800904e:	f67f af4a 	bls.w	8008ee6 <HAL_UART_IRQHandler+0x92>
        huart->RxXferCount = nb_remaining_rx_data;
 8009052:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009056:	6813      	ldr	r3, [r2, #0]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f013 0f20 	tst.w	r3, #32
 800905e:	d132      	bne.n	80090c6 <HAL_UART_IRQHandler+0x272>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009060:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009062:	e852 3f00 	ldrex	r3, [r2]
 8009066:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800906a:	e842 3100 	strex	r1, r3, [r2]
 800906e:	2900      	cmp	r1, #0
 8009070:	d1f6      	bne.n	8009060 <HAL_UART_IRQHandler+0x20c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009072:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009074:	f102 0308 	add.w	r3, r2, #8
 8009078:	e853 3f00 	ldrex	r3, [r3]
 800907c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009080:	3208      	adds	r2, #8
 8009082:	e842 3100 	strex	r1, r3, [r2]
 8009086:	2900      	cmp	r1, #0
 8009088:	d1f3      	bne.n	8009072 <HAL_UART_IRQHandler+0x21e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800908a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800908c:	f102 0308 	add.w	r3, r2, #8
 8009090:	e853 3f00 	ldrex	r3, [r3]
 8009094:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009098:	3208      	adds	r2, #8
 800909a:	e842 3100 	strex	r1, r3, [r2]
 800909e:	2900      	cmp	r1, #0
 80090a0:	d1f3      	bne.n	800908a <HAL_UART_IRQHandler+0x236>
          huart->RxState = HAL_UART_STATE_READY;
 80090a2:	2320      	movs	r3, #32
 80090a4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a8:	2300      	movs	r3, #0
 80090aa:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ae:	e852 3f00 	ldrex	r3, [r2]
 80090b2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b6:	e842 3100 	strex	r1, r3, [r2]
 80090ba:	2900      	cmp	r1, #0
 80090bc:	d1f6      	bne.n	80090ac <HAL_UART_IRQHandler+0x258>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80090be:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80090c2:	f7fd fa11 	bl	80064e8 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090c6:	2302      	movs	r3, #2
 80090c8:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090ca:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80090ce:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	1ac9      	subs	r1, r1, r3
 80090d6:	b289      	uxth	r1, r1
 80090d8:	4620      	mov	r0, r4
 80090da:	f7ff feb9 	bl	8008e50 <HAL_UARTEx_RxEventCallback>
      return;
 80090de:	e702      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80090e0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80090e4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80090e8:	b29b      	uxth	r3, r3
 80090ea:	1ac9      	subs	r1, r1, r3
 80090ec:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80090ee:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f43f aef6 	beq.w	8008ee6 <HAL_UART_IRQHandler+0x92>
          && (nb_rx_data > 0U))
 80090fa:	2900      	cmp	r1, #0
 80090fc:	f43f aef3 	beq.w	8008ee6 <HAL_UART_IRQHandler+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009100:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009102:	e852 3f00 	ldrex	r3, [r2]
 8009106:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800910a:	e842 3000 	strex	r0, r3, [r2]
 800910e:	2800      	cmp	r0, #0
 8009110:	d1f6      	bne.n	8009100 <HAL_UART_IRQHandler+0x2ac>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009112:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009114:	f102 0308 	add.w	r3, r2, #8
 8009118:	e853 3f00 	ldrex	r3, [r3]
 800911c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009120:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009124:	3208      	adds	r2, #8
 8009126:	e842 3000 	strex	r0, r3, [r2]
 800912a:	2800      	cmp	r0, #0
 800912c:	d1f1      	bne.n	8009112 <HAL_UART_IRQHandler+0x2be>
        huart->RxState = HAL_UART_STATE_READY;
 800912e:	2320      	movs	r3, #32
 8009130:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009134:	2300      	movs	r3, #0
 8009136:	66e3      	str	r3, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 8009138:	6763      	str	r3, [r4, #116]	@ 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800913a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913c:	e852 3f00 	ldrex	r3, [r2]
 8009140:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009144:	e842 3000 	strex	r0, r3, [r2]
 8009148:	2800      	cmp	r0, #0
 800914a:	d1f6      	bne.n	800913a <HAL_UART_IRQHandler+0x2e6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800914c:	2302      	movs	r3, #2
 800914e:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009150:	4620      	mov	r0, r4
 8009152:	f7ff fe7d 	bl	8008e50 <HAL_UARTEx_RxEventCallback>
      return;
 8009156:	e6c6      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
 8009158:	10000001 	.word	0x10000001
 800915c:	04000120 	.word	0x04000120
 8009160:	08008e3d 	.word	0x08008e3d
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009164:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009168:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800916a:	4620      	mov	r0, r4
 800916c:	f000 fccf 	bl	8009b0e <HAL_UARTEx_WakeupCallback>
    return;
 8009170:	e6b9      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
    if (huart->TxISR != NULL)
 8009172:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8009174:	2b00      	cmp	r3, #0
 8009176:	f43f aeb6 	beq.w	8008ee6 <HAL_UART_IRQHandler+0x92>
      huart->TxISR(huart);
 800917a:	4620      	mov	r0, r4
 800917c:	4798      	blx	r3
    return;
 800917e:	e6b2      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
    UART_EndTransmit_IT(huart);
 8009180:	4620      	mov	r0, r4
 8009182:	f7ff fe14 	bl	8008dae <UART_EndTransmit_IT>
    return;
 8009186:	e6ae      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009188:	4620      	mov	r0, r4
 800918a:	f000 fcc2 	bl	8009b12 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 800918e:	e6aa      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009190:	4620      	mov	r0, r4
 8009192:	f000 fcbd 	bl	8009b10 <HAL_UARTEx_RxFifoFullCallback>
    return;
 8009196:	e6a6      	b.n	8008ee6 <HAL_UART_IRQHandler+0x92>

08009198 <UART_DMARxHalfCplt>:
{
 8009198:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800919a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800919c:	2301      	movs	r3, #1
 800919e:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091a0:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d002      	beq.n	80091ac <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 80091a6:	f7ff fe1b 	bl	8008de0 <HAL_UART_RxHalfCpltCallback>
}
 80091aa:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80091ac:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 80091b0:	0849      	lsrs	r1, r1, #1
 80091b2:	f7ff fe4d 	bl	8008e50 <HAL_UARTEx_RxEventCallback>
 80091b6:	e7f8      	b.n	80091aa <UART_DMARxHalfCplt+0x12>

080091b8 <UART_DMAReceiveCplt>:
{
 80091b8:	b508      	push	{r3, lr}
 80091ba:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091bc:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f013 0f20 	tst.w	r3, #32
 80091c6:	d129      	bne.n	800921c <UART_DMAReceiveCplt+0x64>
    huart->RxXferCount = 0U;
 80091c8:	2300      	movs	r3, #0
 80091ca:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80091ce:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d0:	e852 3f00 	ldrex	r3, [r2]
 80091d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d8:	e842 3100 	strex	r1, r3, [r2]
 80091dc:	2900      	cmp	r1, #0
 80091de:	d1f6      	bne.n	80091ce <UART_DMAReceiveCplt+0x16>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091e0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e2:	f102 0308 	add.w	r3, r2, #8
 80091e6:	e853 3f00 	ldrex	r3, [r3]
 80091ea:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ee:	3208      	adds	r2, #8
 80091f0:	e842 3100 	strex	r1, r3, [r2]
 80091f4:	2900      	cmp	r1, #0
 80091f6:	d1f3      	bne.n	80091e0 <UART_DMAReceiveCplt+0x28>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091f8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fa:	f102 0308 	add.w	r3, r2, #8
 80091fe:	e853 3f00 	ldrex	r3, [r3]
 8009202:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009206:	3208      	adds	r2, #8
 8009208:	e842 3100 	strex	r1, r3, [r2]
 800920c:	2900      	cmp	r1, #0
 800920e:	d1f3      	bne.n	80091f8 <UART_DMAReceiveCplt+0x40>
    huart->RxState = HAL_UART_STATE_READY;
 8009210:	2320      	movs	r3, #32
 8009212:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009216:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8009218:	2b01      	cmp	r3, #1
 800921a:	d007      	beq.n	800922c <UART_DMAReceiveCplt+0x74>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800921c:	2300      	movs	r3, #0
 800921e:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009220:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8009222:	2b01      	cmp	r3, #1
 8009224:	d00c      	beq.n	8009240 <UART_DMAReceiveCplt+0x88>
    HAL_UART_RxCpltCallback(huart);
 8009226:	f7ff fdda 	bl	8008dde <HAL_UART_RxCpltCallback>
}
 800922a:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800922c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800922e:	e852 3f00 	ldrex	r3, [r2]
 8009232:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009236:	e842 3100 	strex	r1, r3, [r2]
 800923a:	2900      	cmp	r1, #0
 800923c:	d1f6      	bne.n	800922c <UART_DMAReceiveCplt+0x74>
 800923e:	e7ed      	b.n	800921c <UART_DMAReceiveCplt+0x64>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009240:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8009244:	f7ff fe04 	bl	8008e50 <HAL_UARTEx_RxEventCallback>
 8009248:	e7ef      	b.n	800922a <UART_DMAReceiveCplt+0x72>
	...

0800924c <UART_SetConfig>:
{
 800924c:	b570      	push	{r4, r5, r6, lr}
 800924e:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8009250:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009252:	6883      	ldr	r3, [r0, #8]
 8009254:	6902      	ldr	r2, [r0, #16]
 8009256:	4313      	orrs	r3, r2
 8009258:	6942      	ldr	r2, [r0, #20]
 800925a:	4313      	orrs	r3, r2
 800925c:	69c2      	ldr	r2, [r0, #28]
 800925e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009260:	6808      	ldr	r0, [r1, #0]
 8009262:	4a96      	ldr	r2, [pc, #600]	@ (80094bc <UART_SetConfig+0x270>)
 8009264:	4002      	ands	r2, r0
 8009266:	431a      	orrs	r2, r3
 8009268:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800926a:	6822      	ldr	r2, [r4, #0]
 800926c:	6853      	ldr	r3, [r2, #4]
 800926e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009272:	68e1      	ldr	r1, [r4, #12]
 8009274:	430b      	orrs	r3, r1
 8009276:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009278:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800927a:	6822      	ldr	r2, [r4, #0]
 800927c:	4b90      	ldr	r3, [pc, #576]	@ (80094c0 <UART_SetConfig+0x274>)
 800927e:	429a      	cmp	r2, r3
 8009280:	d001      	beq.n	8009286 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8009282:	6a23      	ldr	r3, [r4, #32]
 8009284:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009286:	6893      	ldr	r3, [r2, #8]
 8009288:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800928c:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009290:	430b      	orrs	r3, r1
 8009292:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009294:	6822      	ldr	r2, [r4, #0]
 8009296:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8009298:	f023 030f 	bic.w	r3, r3, #15
 800929c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800929e:	430b      	orrs	r3, r1
 80092a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092a2:	6823      	ldr	r3, [r4, #0]
 80092a4:	4a87      	ldr	r2, [pc, #540]	@ (80094c4 <UART_SetConfig+0x278>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d010      	beq.n	80092cc <UART_SetConfig+0x80>
 80092aa:	4a87      	ldr	r2, [pc, #540]	@ (80094c8 <UART_SetConfig+0x27c>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d021      	beq.n	80092f4 <UART_SetConfig+0xa8>
 80092b0:	4a86      	ldr	r2, [pc, #536]	@ (80094cc <UART_SetConfig+0x280>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d037      	beq.n	8009326 <UART_SetConfig+0xda>
 80092b6:	4a86      	ldr	r2, [pc, #536]	@ (80094d0 <UART_SetConfig+0x284>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d05c      	beq.n	8009376 <UART_SetConfig+0x12a>
 80092bc:	4a85      	ldr	r2, [pc, #532]	@ (80094d4 <UART_SetConfig+0x288>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d06b      	beq.n	800939a <UART_SetConfig+0x14e>
 80092c2:	4a7f      	ldr	r2, [pc, #508]	@ (80094c0 <UART_SetConfig+0x274>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d07d      	beq.n	80093c4 <UART_SetConfig+0x178>
 80092c8:	2210      	movs	r2, #16
 80092ca:	e03a      	b.n	8009342 <UART_SetConfig+0xf6>
 80092cc:	f502 4258 	add.w	r2, r2, #55296	@ 0xd800
 80092d0:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80092d4:	f002 0203 	and.w	r2, r2, #3
 80092d8:	2a03      	cmp	r2, #3
 80092da:	d809      	bhi.n	80092f0 <UART_SetConfig+0xa4>
 80092dc:	e8df f002 	tbb	[pc, r2]
 80092e0:	06870402 	.word	0x06870402
 80092e4:	2201      	movs	r2, #1
 80092e6:	e02c      	b.n	8009342 <UART_SetConfig+0xf6>
 80092e8:	2204      	movs	r2, #4
 80092ea:	e02a      	b.n	8009342 <UART_SetConfig+0xf6>
 80092ec:	2208      	movs	r2, #8
 80092ee:	e028      	b.n	8009342 <UART_SetConfig+0xf6>
 80092f0:	2210      	movs	r2, #16
 80092f2:	e026      	b.n	8009342 <UART_SetConfig+0xf6>
 80092f4:	f502 32e6 	add.w	r2, r2, #117760	@ 0x1cc00
 80092f8:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80092fc:	f002 020c 	and.w	r2, r2, #12
 8009300:	2a0c      	cmp	r2, #12
 8009302:	d80e      	bhi.n	8009322 <UART_SetConfig+0xd6>
 8009304:	e8df f002 	tbb	[pc, r2]
 8009308:	0d0d0d07 	.word	0x0d0d0d07
 800930c:	0d0d0d09 	.word	0x0d0d0d09
 8009310:	0d0d0d75 	.word	0x0d0d0d75
 8009314:	0b          	.byte	0x0b
 8009315:	00          	.byte	0x00
 8009316:	2200      	movs	r2, #0
 8009318:	e013      	b.n	8009342 <UART_SetConfig+0xf6>
 800931a:	2204      	movs	r2, #4
 800931c:	e011      	b.n	8009342 <UART_SetConfig+0xf6>
 800931e:	2208      	movs	r2, #8
 8009320:	e00f      	b.n	8009342 <UART_SetConfig+0xf6>
 8009322:	2210      	movs	r2, #16
 8009324:	e00d      	b.n	8009342 <UART_SetConfig+0xf6>
 8009326:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 800932a:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 800932e:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8009332:	2a20      	cmp	r2, #32
 8009334:	d05f      	beq.n	80093f6 <UART_SetConfig+0x1aa>
 8009336:	d81a      	bhi.n	800936e <UART_SetConfig+0x122>
 8009338:	2a00      	cmp	r2, #0
 800933a:	d05e      	beq.n	80093fa <UART_SetConfig+0x1ae>
 800933c:	2a10      	cmp	r2, #16
 800933e:	d15e      	bne.n	80093fe <UART_SetConfig+0x1b2>
 8009340:	2204      	movs	r2, #4
  if (UART_INSTANCE_LOWPOWER(huart))
 8009342:	495f      	ldr	r1, [pc, #380]	@ (80094c0 <UART_SetConfig+0x274>)
 8009344:	428b      	cmp	r3, r1
 8009346:	d076      	beq.n	8009436 <UART_SetConfig+0x1ea>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009348:	69e0      	ldr	r0, [r4, #28]
 800934a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800934e:	f000 80c9 	beq.w	80094e4 <UART_SetConfig+0x298>
    switch (clocksource)
 8009352:	2a08      	cmp	r2, #8
 8009354:	f200 8134 	bhi.w	80095c0 <UART_SetConfig+0x374>
 8009358:	e8df f012 	tbh	[pc, r2, lsl #1]
 800935c:	011900f7 	.word	0x011900f7
 8009360:	013200f5 	.word	0x013200f5
 8009364:	0132011c 	.word	0x0132011c
 8009368:	01320132 	.word	0x01320132
 800936c:	011f      	.short	0x011f
  UART_GETCLOCKSOURCE(huart, clocksource);
 800936e:	2a30      	cmp	r2, #48	@ 0x30
 8009370:	d147      	bne.n	8009402 <UART_SetConfig+0x1b6>
 8009372:	2208      	movs	r2, #8
 8009374:	e7e5      	b.n	8009342 <UART_SetConfig+0xf6>
 8009376:	f502 32e2 	add.w	r2, r2, #115712	@ 0x1c400
 800937a:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 800937e:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
 8009382:	2a80      	cmp	r2, #128	@ 0x80
 8009384:	d03f      	beq.n	8009406 <UART_SetConfig+0x1ba>
 8009386:	d804      	bhi.n	8009392 <UART_SetConfig+0x146>
 8009388:	b3fa      	cbz	r2, 800940a <UART_SetConfig+0x1be>
 800938a:	2a40      	cmp	r2, #64	@ 0x40
 800938c:	d13f      	bne.n	800940e <UART_SetConfig+0x1c2>
 800938e:	2204      	movs	r2, #4
 8009390:	e7d7      	b.n	8009342 <UART_SetConfig+0xf6>
 8009392:	2ac0      	cmp	r2, #192	@ 0xc0
 8009394:	d13d      	bne.n	8009412 <UART_SetConfig+0x1c6>
 8009396:	2208      	movs	r2, #8
 8009398:	e7d3      	b.n	8009342 <UART_SetConfig+0xf6>
 800939a:	f502 32e0 	add.w	r2, r2, #114688	@ 0x1c000
 800939e:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80093a2:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80093a6:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80093aa:	d034      	beq.n	8009416 <UART_SetConfig+0x1ca>
 80093ac:	d805      	bhi.n	80093ba <UART_SetConfig+0x16e>
 80093ae:	b3a2      	cbz	r2, 800941a <UART_SetConfig+0x1ce>
 80093b0:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80093b4:	d133      	bne.n	800941e <UART_SetConfig+0x1d2>
 80093b6:	2204      	movs	r2, #4
 80093b8:	e7c3      	b.n	8009342 <UART_SetConfig+0xf6>
 80093ba:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80093be:	d130      	bne.n	8009422 <UART_SetConfig+0x1d6>
 80093c0:	2208      	movs	r2, #8
 80093c2:	e7be      	b.n	8009342 <UART_SetConfig+0xf6>
 80093c4:	f502 32c8 	add.w	r2, r2, #102400	@ 0x19000
 80093c8:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80093cc:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 80093d0:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80093d4:	d027      	beq.n	8009426 <UART_SetConfig+0x1da>
 80093d6:	d805      	bhi.n	80093e4 <UART_SetConfig+0x198>
 80093d8:	b33a      	cbz	r2, 800942a <UART_SetConfig+0x1de>
 80093da:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80093de:	d126      	bne.n	800942e <UART_SetConfig+0x1e2>
 80093e0:	2204      	movs	r2, #4
 80093e2:	e7ae      	b.n	8009342 <UART_SetConfig+0xf6>
 80093e4:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 80093e8:	d123      	bne.n	8009432 <UART_SetConfig+0x1e6>
 80093ea:	2208      	movs	r2, #8
 80093ec:	e7a9      	b.n	8009342 <UART_SetConfig+0xf6>
 80093ee:	2202      	movs	r2, #2
 80093f0:	e7a7      	b.n	8009342 <UART_SetConfig+0xf6>
 80093f2:	2202      	movs	r2, #2
 80093f4:	e7a5      	b.n	8009342 <UART_SetConfig+0xf6>
 80093f6:	2202      	movs	r2, #2
 80093f8:	e7a3      	b.n	8009342 <UART_SetConfig+0xf6>
 80093fa:	2200      	movs	r2, #0
 80093fc:	e7a1      	b.n	8009342 <UART_SetConfig+0xf6>
 80093fe:	2210      	movs	r2, #16
 8009400:	e79f      	b.n	8009342 <UART_SetConfig+0xf6>
 8009402:	2210      	movs	r2, #16
 8009404:	e79d      	b.n	8009342 <UART_SetConfig+0xf6>
 8009406:	2202      	movs	r2, #2
 8009408:	e79b      	b.n	8009342 <UART_SetConfig+0xf6>
 800940a:	2200      	movs	r2, #0
 800940c:	e799      	b.n	8009342 <UART_SetConfig+0xf6>
 800940e:	2210      	movs	r2, #16
 8009410:	e797      	b.n	8009342 <UART_SetConfig+0xf6>
 8009412:	2210      	movs	r2, #16
 8009414:	e795      	b.n	8009342 <UART_SetConfig+0xf6>
 8009416:	2202      	movs	r2, #2
 8009418:	e793      	b.n	8009342 <UART_SetConfig+0xf6>
 800941a:	2200      	movs	r2, #0
 800941c:	e791      	b.n	8009342 <UART_SetConfig+0xf6>
 800941e:	2210      	movs	r2, #16
 8009420:	e78f      	b.n	8009342 <UART_SetConfig+0xf6>
 8009422:	2210      	movs	r2, #16
 8009424:	e78d      	b.n	8009342 <UART_SetConfig+0xf6>
 8009426:	2202      	movs	r2, #2
 8009428:	e78b      	b.n	8009342 <UART_SetConfig+0xf6>
 800942a:	2200      	movs	r2, #0
 800942c:	e789      	b.n	8009342 <UART_SetConfig+0xf6>
 800942e:	2210      	movs	r2, #16
 8009430:	e787      	b.n	8009342 <UART_SetConfig+0xf6>
 8009432:	2210      	movs	r2, #16
 8009434:	e785      	b.n	8009342 <UART_SetConfig+0xf6>
    switch (clocksource)
 8009436:	2a08      	cmp	r2, #8
 8009438:	f200 80b2 	bhi.w	80095a0 <UART_SetConfig+0x354>
 800943c:	e8df f002 	tbb	[pc, r2]
 8009440:	b03bb008 	.word	0xb03bb008
 8009444:	b0b0b038 	.word	0xb0b0b038
 8009448:	05          	.byte	0x05
 8009449:	00          	.byte	0x00
 800944a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800944e:	e004      	b.n	800945a <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009450:	f7fe fae0 	bl	8007a14 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8009454:	2800      	cmp	r0, #0
 8009456:	f000 80a5 	beq.w	80095a4 <UART_SetConfig+0x358>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800945a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800945c:	4b1e      	ldr	r3, [pc, #120]	@ (80094d8 <UART_SetConfig+0x28c>)
 800945e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8009462:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009466:	6865      	ldr	r5, [r4, #4]
 8009468:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800946c:	4299      	cmp	r1, r3
 800946e:	f200 809b 	bhi.w	80095a8 <UART_SetConfig+0x35c>
 8009472:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8009476:	f200 8099 	bhi.w	80095ac <UART_SetConfig+0x360>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800947a:	2600      	movs	r6, #0
 800947c:	4633      	mov	r3, r6
 800947e:	4631      	mov	r1, r6
 8009480:	f7f7 fc3a 	bl	8000cf8 <__aeabi_uldivmod>
 8009484:	0209      	lsls	r1, r1, #8
 8009486:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800948a:	0200      	lsls	r0, r0, #8
 800948c:	086b      	lsrs	r3, r5, #1
 800948e:	18c0      	adds	r0, r0, r3
 8009490:	462a      	mov	r2, r5
 8009492:	4633      	mov	r3, r6
 8009494:	f141 0100 	adc.w	r1, r1, #0
 8009498:	f7f7 fc2e 	bl	8000cf8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800949c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80094a0:	4b0e      	ldr	r3, [pc, #56]	@ (80094dc <UART_SetConfig+0x290>)
 80094a2:	429a      	cmp	r2, r3
 80094a4:	f200 8084 	bhi.w	80095b0 <UART_SetConfig+0x364>
          huart->Instance->BRR = usartdiv;
 80094a8:	6823      	ldr	r3, [r4, #0]
 80094aa:	60d8      	str	r0, [r3, #12]
 80094ac:	4630      	mov	r0, r6
 80094ae:	e065      	b.n	800957c <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetSysClockFreq();
 80094b0:	f7fe f96a 	bl	8007788 <HAL_RCC_GetSysClockFreq>
        break;
 80094b4:	e7ce      	b.n	8009454 <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 80094b6:	480a      	ldr	r0, [pc, #40]	@ (80094e0 <UART_SetConfig+0x294>)
 80094b8:	e7cf      	b.n	800945a <UART_SetConfig+0x20e>
 80094ba:	bf00      	nop
 80094bc:	cfff69f3 	.word	0xcfff69f3
 80094c0:	40008000 	.word	0x40008000
 80094c4:	40013800 	.word	0x40013800
 80094c8:	40004400 	.word	0x40004400
 80094cc:	40004800 	.word	0x40004800
 80094d0:	40004c00 	.word	0x40004c00
 80094d4:	40005000 	.word	0x40005000
 80094d8:	08016084 	.word	0x08016084
 80094dc:	000ffcff 	.word	0x000ffcff
 80094e0:	00f42400 	.word	0x00f42400
    switch (clocksource)
 80094e4:	2a08      	cmp	r2, #8
 80094e6:	d865      	bhi.n	80095b4 <UART_SetConfig+0x368>
 80094e8:	e8df f002 	tbb	[pc, r2]
 80094ec:	64052707 	.word	0x64052707
 80094f0:	6464642a 	.word	0x6464642a
 80094f4:	0b          	.byte	0x0b
 80094f5:	00          	.byte	0x00
 80094f6:	4835      	ldr	r0, [pc, #212]	@ (80095cc <UART_SetConfig+0x380>)
 80094f8:	e003      	b.n	8009502 <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80094fa:	f7fe fa8b 	bl	8007a14 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80094fe:	2800      	cmp	r0, #0
 8009500:	d05a      	beq.n	80095b8 <UART_SetConfig+0x36c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009502:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009504:	4b32      	ldr	r3, [pc, #200]	@ (80095d0 <UART_SetConfig+0x384>)
 8009506:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800950a:	fbb0 f0f3 	udiv	r0, r0, r3
 800950e:	6862      	ldr	r2, [r4, #4]
 8009510:	0853      	lsrs	r3, r2, #1
 8009512:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8009516:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800951a:	f1a3 0110 	sub.w	r1, r3, #16
 800951e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8009522:	4291      	cmp	r1, r2
 8009524:	d84a      	bhi.n	80095bc <UART_SetConfig+0x370>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009526:	b29a      	uxth	r2, r3
 8009528:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800952c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8009530:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8009532:	6822      	ldr	r2, [r4, #0]
 8009534:	60d3      	str	r3, [r2, #12]
 8009536:	2000      	movs	r0, #0
 8009538:	e020      	b.n	800957c <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetPCLK2Freq();
 800953a:	f7fe fa7d 	bl	8007a38 <HAL_RCC_GetPCLK2Freq>
        break;
 800953e:	e7de      	b.n	80094fe <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetSysClockFreq();
 8009540:	f7fe f922 	bl	8007788 <HAL_RCC_GetSysClockFreq>
        break;
 8009544:	e7db      	b.n	80094fe <UART_SetConfig+0x2b2>
    switch (clocksource)
 8009546:	4821      	ldr	r0, [pc, #132]	@ (80095cc <UART_SetConfig+0x380>)
 8009548:	e003      	b.n	8009552 <UART_SetConfig+0x306>
        pclk = HAL_RCC_GetPCLK1Freq();
 800954a:	f7fe fa63 	bl	8007a14 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800954e:	2800      	cmp	r0, #0
 8009550:	d038      	beq.n	80095c4 <UART_SetConfig+0x378>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009552:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009554:	4b1e      	ldr	r3, [pc, #120]	@ (80095d0 <UART_SetConfig+0x384>)
 8009556:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800955a:	fbb0 f0f3 	udiv	r0, r0, r3
 800955e:	6863      	ldr	r3, [r4, #4]
 8009560:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8009564:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009568:	f1a0 0210 	sub.w	r2, r0, #16
 800956c:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8009570:	429a      	cmp	r2, r3
 8009572:	d829      	bhi.n	80095c8 <UART_SetConfig+0x37c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009574:	6823      	ldr	r3, [r4, #0]
 8009576:	b280      	uxth	r0, r0
 8009578:	60d8      	str	r0, [r3, #12]
 800957a:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 800957c:	2301      	movs	r3, #1
 800957e:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009582:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8009586:	2300      	movs	r3, #0
 8009588:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800958a:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800958c:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800958e:	f7fe fa53 	bl	8007a38 <HAL_RCC_GetPCLK2Freq>
        break;
 8009592:	e7dc      	b.n	800954e <UART_SetConfig+0x302>
        pclk = HAL_RCC_GetSysClockFreq();
 8009594:	f7fe f8f8 	bl	8007788 <HAL_RCC_GetSysClockFreq>
        break;
 8009598:	e7d9      	b.n	800954e <UART_SetConfig+0x302>
        pclk = (uint32_t) LSE_VALUE;
 800959a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800959e:	e7d8      	b.n	8009552 <UART_SetConfig+0x306>
    switch (clocksource)
 80095a0:	2001      	movs	r0, #1
 80095a2:	e7eb      	b.n	800957c <UART_SetConfig+0x330>
 80095a4:	2000      	movs	r0, #0
 80095a6:	e7e9      	b.n	800957c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 80095a8:	2001      	movs	r0, #1
 80095aa:	e7e7      	b.n	800957c <UART_SetConfig+0x330>
 80095ac:	2001      	movs	r0, #1
 80095ae:	e7e5      	b.n	800957c <UART_SetConfig+0x330>
          ret = HAL_ERROR;
 80095b0:	2001      	movs	r0, #1
 80095b2:	e7e3      	b.n	800957c <UART_SetConfig+0x330>
    switch (clocksource)
 80095b4:	2001      	movs	r0, #1
 80095b6:	e7e1      	b.n	800957c <UART_SetConfig+0x330>
 80095b8:	2000      	movs	r0, #0
 80095ba:	e7df      	b.n	800957c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 80095bc:	2001      	movs	r0, #1
 80095be:	e7dd      	b.n	800957c <UART_SetConfig+0x330>
    switch (clocksource)
 80095c0:	2001      	movs	r0, #1
 80095c2:	e7db      	b.n	800957c <UART_SetConfig+0x330>
 80095c4:	2000      	movs	r0, #0
 80095c6:	e7d9      	b.n	800957c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 80095c8:	2001      	movs	r0, #1
 80095ca:	e7d7      	b.n	800957c <UART_SetConfig+0x330>
 80095cc:	00f42400 	.word	0x00f42400
 80095d0:	08016084 	.word	0x08016084

080095d4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80095d4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80095d6:	f013 0f08 	tst.w	r3, #8
 80095da:	d006      	beq.n	80095ea <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80095dc:	6802      	ldr	r2, [r0, #0]
 80095de:	6853      	ldr	r3, [r2, #4]
 80095e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80095e4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80095e6:	430b      	orrs	r3, r1
 80095e8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80095ea:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80095ec:	f013 0f01 	tst.w	r3, #1
 80095f0:	d006      	beq.n	8009600 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80095f2:	6802      	ldr	r2, [r0, #0]
 80095f4:	6853      	ldr	r3, [r2, #4]
 80095f6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80095fa:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80095fc:	430b      	orrs	r3, r1
 80095fe:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009600:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009602:	f013 0f02 	tst.w	r3, #2
 8009606:	d006      	beq.n	8009616 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009608:	6802      	ldr	r2, [r0, #0]
 800960a:	6853      	ldr	r3, [r2, #4]
 800960c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009610:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8009612:	430b      	orrs	r3, r1
 8009614:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009616:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009618:	f013 0f04 	tst.w	r3, #4
 800961c:	d006      	beq.n	800962c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800961e:	6802      	ldr	r2, [r0, #0]
 8009620:	6853      	ldr	r3, [r2, #4]
 8009622:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009626:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8009628:	430b      	orrs	r3, r1
 800962a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800962c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800962e:	f013 0f10 	tst.w	r3, #16
 8009632:	d006      	beq.n	8009642 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009634:	6802      	ldr	r2, [r0, #0]
 8009636:	6893      	ldr	r3, [r2, #8]
 8009638:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800963c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800963e:	430b      	orrs	r3, r1
 8009640:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009642:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009644:	f013 0f20 	tst.w	r3, #32
 8009648:	d006      	beq.n	8009658 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800964a:	6802      	ldr	r2, [r0, #0]
 800964c:	6893      	ldr	r3, [r2, #8]
 800964e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009652:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8009654:	430b      	orrs	r3, r1
 8009656:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009658:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800965a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800965e:	d00a      	beq.n	8009676 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009660:	6802      	ldr	r2, [r0, #0]
 8009662:	6853      	ldr	r3, [r2, #4]
 8009664:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009668:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800966a:	430b      	orrs	r3, r1
 800966c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800966e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8009670:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009674:	d00b      	beq.n	800968e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009676:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009678:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800967c:	d006      	beq.n	800968c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800967e:	6802      	ldr	r2, [r0, #0]
 8009680:	6853      	ldr	r3, [r2, #4]
 8009682:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8009686:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8009688:	430b      	orrs	r3, r1
 800968a:	6053      	str	r3, [r2, #4]
}
 800968c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800968e:	6802      	ldr	r2, [r0, #0]
 8009690:	6853      	ldr	r3, [r2, #4]
 8009692:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8009696:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8009698:	430b      	orrs	r3, r1
 800969a:	6053      	str	r3, [r2, #4]
 800969c:	e7eb      	b.n	8009676 <UART_AdvFeatureConfig+0xa2>

0800969e <UART_WaitOnFlagUntilTimeout>:
{
 800969e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096a2:	4605      	mov	r5, r0
 80096a4:	460e      	mov	r6, r1
 80096a6:	4617      	mov	r7, r2
 80096a8:	4699      	mov	r9, r3
 80096aa:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096ae:	682b      	ldr	r3, [r5, #0]
 80096b0:	69dc      	ldr	r4, [r3, #28]
 80096b2:	ea36 0404 	bics.w	r4, r6, r4
 80096b6:	bf0c      	ite	eq
 80096b8:	2401      	moveq	r4, #1
 80096ba:	2400      	movne	r4, #0
 80096bc:	42bc      	cmp	r4, r7
 80096be:	d136      	bne.n	800972e <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 80096c0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80096c4:	d0f3      	beq.n	80096ae <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096c6:	f7fb fb0d 	bl	8004ce4 <HAL_GetTick>
 80096ca:	eba0 0009 	sub.w	r0, r0, r9
 80096ce:	4540      	cmp	r0, r8
 80096d0:	d830      	bhi.n	8009734 <UART_WaitOnFlagUntilTimeout+0x96>
 80096d2:	f1b8 0f00 	cmp.w	r8, #0
 80096d6:	d02f      	beq.n	8009738 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096d8:	682b      	ldr	r3, [r5, #0]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	f012 0f04 	tst.w	r2, #4
 80096e0:	d0e5      	beq.n	80096ae <UART_WaitOnFlagUntilTimeout+0x10>
 80096e2:	2e80      	cmp	r6, #128	@ 0x80
 80096e4:	d0e3      	beq.n	80096ae <UART_WaitOnFlagUntilTimeout+0x10>
 80096e6:	2e40      	cmp	r6, #64	@ 0x40
 80096e8:	d0e1      	beq.n	80096ae <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096ea:	69da      	ldr	r2, [r3, #28]
 80096ec:	f012 0f08 	tst.w	r2, #8
 80096f0:	d111      	bne.n	8009716 <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80096f2:	69da      	ldr	r2, [r3, #28]
 80096f4:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80096f8:	d0d9      	beq.n	80096ae <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80096fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80096fe:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8009700:	4628      	mov	r0, r5
 8009702:	f7ff fa91 	bl	8008c28 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009706:	2320      	movs	r3, #32
 8009708:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800970c:	2300      	movs	r3, #0
 800970e:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8009712:	2003      	movs	r0, #3
 8009714:	e00c      	b.n	8009730 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009716:	2408      	movs	r4, #8
 8009718:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 800971a:	4628      	mov	r0, r5
 800971c:	f7ff fa84 	bl	8008c28 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009720:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8009724:	2300      	movs	r3, #0
 8009726:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 800972a:	2001      	movs	r0, #1
 800972c:	e000      	b.n	8009730 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 800972e:	2000      	movs	r0, #0
}
 8009730:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8009734:	2003      	movs	r0, #3
 8009736:	e7fb      	b.n	8009730 <UART_WaitOnFlagUntilTimeout+0x92>
 8009738:	2003      	movs	r0, #3
 800973a:	e7f9      	b.n	8009730 <UART_WaitOnFlagUntilTimeout+0x92>

0800973c <HAL_UART_Transmit>:
{
 800973c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009740:	b082      	sub	sp, #8
 8009742:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8009744:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8009748:	2b20      	cmp	r3, #32
 800974a:	d15a      	bne.n	8009802 <HAL_UART_Transmit+0xc6>
 800974c:	4604      	mov	r4, r0
 800974e:	460d      	mov	r5, r1
 8009750:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8009752:	2900      	cmp	r1, #0
 8009754:	d059      	beq.n	800980a <HAL_UART_Transmit+0xce>
 8009756:	b90a      	cbnz	r2, 800975c <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8009758:	2001      	movs	r0, #1
 800975a:	e053      	b.n	8009804 <HAL_UART_Transmit+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800975c:	2300      	movs	r3, #0
 800975e:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009762:	2321      	movs	r3, #33	@ 0x21
 8009764:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8009768:	f7fb fabc 	bl	8004ce4 <HAL_GetTick>
 800976c:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 800976e:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009772:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009776:	68a3      	ldr	r3, [r4, #8]
 8009778:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800977c:	d002      	beq.n	8009784 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 800977e:	f04f 0800 	mov.w	r8, #0
 8009782:	e016      	b.n	80097b2 <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009784:	6923      	ldr	r3, [r4, #16]
 8009786:	b343      	cbz	r3, 80097da <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8009788:	f04f 0800 	mov.w	r8, #0
 800978c:	e011      	b.n	80097b2 <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 800978e:	2320      	movs	r3, #32
 8009790:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 8009794:	2003      	movs	r0, #3
 8009796:	e035      	b.n	8009804 <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009798:	f838 3b02 	ldrh.w	r3, [r8], #2
 800979c:	6822      	ldr	r2, [r4, #0]
 800979e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097a2:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80097a4:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 80097a8:	b292      	uxth	r2, r2
 80097aa:	3a01      	subs	r2, #1
 80097ac:	b292      	uxth	r2, r2
 80097ae:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80097b2:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80097b6:	b29b      	uxth	r3, r3
 80097b8:	b193      	cbz	r3, 80097e0 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80097ba:	9600      	str	r6, [sp, #0]
 80097bc:	463b      	mov	r3, r7
 80097be:	2200      	movs	r2, #0
 80097c0:	2180      	movs	r1, #128	@ 0x80
 80097c2:	4620      	mov	r0, r4
 80097c4:	f7ff ff6b 	bl	800969e <UART_WaitOnFlagUntilTimeout>
 80097c8:	2800      	cmp	r0, #0
 80097ca:	d1e0      	bne.n	800978e <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 80097cc:	2d00      	cmp	r5, #0
 80097ce:	d0e3      	beq.n	8009798 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80097d0:	f815 2b01 	ldrb.w	r2, [r5], #1
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80097d8:	e7e4      	b.n	80097a4 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 80097da:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80097dc:	2500      	movs	r5, #0
 80097de:	e7e8      	b.n	80097b2 <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80097e0:	9600      	str	r6, [sp, #0]
 80097e2:	463b      	mov	r3, r7
 80097e4:	2200      	movs	r2, #0
 80097e6:	2140      	movs	r1, #64	@ 0x40
 80097e8:	4620      	mov	r0, r4
 80097ea:	f7ff ff58 	bl	800969e <UART_WaitOnFlagUntilTimeout>
 80097ee:	b918      	cbnz	r0, 80097f8 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 80097f0:	2320      	movs	r3, #32
 80097f2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 80097f6:	e005      	b.n	8009804 <HAL_UART_Transmit+0xc8>
      huart->gState = HAL_UART_STATE_READY;
 80097f8:	2320      	movs	r3, #32
 80097fa:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80097fe:	2003      	movs	r0, #3
 8009800:	e000      	b.n	8009804 <HAL_UART_Transmit+0xc8>
    return HAL_BUSY;
 8009802:	2002      	movs	r0, #2
}
 8009804:	b002      	add	sp, #8
 8009806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800980a:	2001      	movs	r0, #1
 800980c:	e7fa      	b.n	8009804 <HAL_UART_Transmit+0xc8>

0800980e <UART_CheckIdleState>:
{
 800980e:	b530      	push	{r4, r5, lr}
 8009810:	b083      	sub	sp, #12
 8009812:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009814:	2300      	movs	r3, #0
 8009816:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800981a:	f7fb fa63 	bl	8004ce4 <HAL_GetTick>
 800981e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009820:	6822      	ldr	r2, [r4, #0]
 8009822:	6812      	ldr	r2, [r2, #0]
 8009824:	f012 0f08 	tst.w	r2, #8
 8009828:	d110      	bne.n	800984c <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800982a:	6823      	ldr	r3, [r4, #0]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f013 0f04 	tst.w	r3, #4
 8009832:	d128      	bne.n	8009886 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8009834:	2320      	movs	r3, #32
 8009836:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800983a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800983e:	2000      	movs	r0, #0
 8009840:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009842:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8009844:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8009848:	b003      	add	sp, #12
 800984a:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800984c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009850:	9300      	str	r3, [sp, #0]
 8009852:	4603      	mov	r3, r0
 8009854:	2200      	movs	r2, #0
 8009856:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800985a:	4620      	mov	r0, r4
 800985c:	f7ff ff1f 	bl	800969e <UART_WaitOnFlagUntilTimeout>
 8009860:	2800      	cmp	r0, #0
 8009862:	d0e2      	beq.n	800982a <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009864:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009866:	e852 3f00 	ldrex	r3, [r2]
 800986a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800986e:	e842 3100 	strex	r1, r3, [r2]
 8009872:	2900      	cmp	r1, #0
 8009874:	d1f6      	bne.n	8009864 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8009876:	2320      	movs	r3, #32
 8009878:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 800987c:	2300      	movs	r3, #0
 800987e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8009882:	2003      	movs	r0, #3
 8009884:	e7e0      	b.n	8009848 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009886:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800988a:	9300      	str	r3, [sp, #0]
 800988c:	462b      	mov	r3, r5
 800988e:	2200      	movs	r2, #0
 8009890:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009894:	4620      	mov	r0, r4
 8009896:	f7ff ff02 	bl	800969e <UART_WaitOnFlagUntilTimeout>
 800989a:	2800      	cmp	r0, #0
 800989c:	d0ca      	beq.n	8009834 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800989e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a0:	e852 3f00 	ldrex	r3, [r2]
 80098a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a8:	e842 3100 	strex	r1, r3, [r2]
 80098ac:	2900      	cmp	r1, #0
 80098ae:	d1f6      	bne.n	800989e <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098b0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b2:	f102 0308 	add.w	r3, r2, #8
 80098b6:	e853 3f00 	ldrex	r3, [r3]
 80098ba:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098be:	3208      	adds	r2, #8
 80098c0:	e842 3100 	strex	r1, r3, [r2]
 80098c4:	2900      	cmp	r1, #0
 80098c6:	d1f3      	bne.n	80098b0 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80098c8:	2320      	movs	r3, #32
 80098ca:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 80098ce:	2300      	movs	r3, #0
 80098d0:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80098d4:	2003      	movs	r0, #3
 80098d6:	e7b7      	b.n	8009848 <UART_CheckIdleState+0x3a>

080098d8 <HAL_UART_Init>:
  if (huart == NULL)
 80098d8:	b378      	cbz	r0, 800993a <HAL_UART_Init+0x62>
{
 80098da:	b510      	push	{r4, lr}
 80098dc:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80098de:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80098e2:	b30b      	cbz	r3, 8009928 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80098e4:	2324      	movs	r3, #36	@ 0x24
 80098e6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80098ea:	6822      	ldr	r2, [r4, #0]
 80098ec:	6813      	ldr	r3, [r2, #0]
 80098ee:	f023 0301 	bic.w	r3, r3, #1
 80098f2:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098f4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80098f6:	b9e3      	cbnz	r3, 8009932 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098f8:	4620      	mov	r0, r4
 80098fa:	f7ff fca7 	bl	800924c <UART_SetConfig>
 80098fe:	2801      	cmp	r0, #1
 8009900:	d011      	beq.n	8009926 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009902:	6822      	ldr	r2, [r4, #0]
 8009904:	6853      	ldr	r3, [r2, #4]
 8009906:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800990a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800990c:	6822      	ldr	r2, [r4, #0]
 800990e:	6893      	ldr	r3, [r2, #8]
 8009910:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8009914:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8009916:	6822      	ldr	r2, [r4, #0]
 8009918:	6813      	ldr	r3, [r2, #0]
 800991a:	f043 0301 	orr.w	r3, r3, #1
 800991e:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8009920:	4620      	mov	r0, r4
 8009922:	f7ff ff74 	bl	800980e <UART_CheckIdleState>
}
 8009926:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8009928:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800992c:	f7fb f848 	bl	80049c0 <HAL_UART_MspInit>
 8009930:	e7d8      	b.n	80098e4 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8009932:	4620      	mov	r0, r4
 8009934:	f7ff fe4e 	bl	80095d4 <UART_AdvFeatureConfig>
 8009938:	e7de      	b.n	80098f8 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 800993a:	2001      	movs	r0, #1
}
 800993c:	4770      	bx	lr
	...

08009940 <UART_Start_Receive_DMA>:
{
 8009940:	b510      	push	{r4, lr}
 8009942:	4604      	mov	r4, r0
 8009944:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 8009946:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009948:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800994c:	2200      	movs	r2, #0
 800994e:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009952:	2222      	movs	r2, #34	@ 0x22
 8009954:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  if (huart->hdmarx != NULL)
 8009958:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 800995c:	b1aa      	cbz	r2, 800998a <UART_Start_Receive_DMA+0x4a>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800995e:	4921      	ldr	r1, [pc, #132]	@ (80099e4 <UART_Start_Receive_DMA+0xa4>)
 8009960:	62d1      	str	r1, [r2, #44]	@ 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009962:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 8009966:	4920      	ldr	r1, [pc, #128]	@ (80099e8 <UART_Start_Receive_DMA+0xa8>)
 8009968:	6311      	str	r1, [r2, #48]	@ 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800996a:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 800996e:	491f      	ldr	r1, [pc, #124]	@ (80099ec <UART_Start_Receive_DMA+0xac>)
 8009970:	6351      	str	r1, [r2, #52]	@ 0x34
    huart->hdmarx->XferAbortCallback = NULL;
 8009972:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 8009976:	2100      	movs	r1, #0
 8009978:	6391      	str	r1, [r2, #56]	@ 0x38
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800997a:	6801      	ldr	r1, [r0, #0]
 800997c:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800997e:	3124      	adds	r1, #36	@ 0x24
 8009980:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 8009984:	f7fc fd66 	bl	8006454 <HAL_DMA_Start_IT>
 8009988:	bb20      	cbnz	r0, 80099d4 <UART_Start_Receive_DMA+0x94>
  if (huart->Init.Parity != UART_PARITY_NONE)
 800998a:	6923      	ldr	r3, [r4, #16]
 800998c:	b143      	cbz	r3, 80099a0 <UART_Start_Receive_DMA+0x60>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800998e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009990:	e852 3f00 	ldrex	r3, [r2]
 8009994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009998:	e842 3100 	strex	r1, r3, [r2]
 800999c:	2900      	cmp	r1, #0
 800999e:	d1f6      	bne.n	800998e <UART_Start_Receive_DMA+0x4e>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099a0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a2:	f102 0308 	add.w	r3, r2, #8
 80099a6:	e853 3f00 	ldrex	r3, [r3]
 80099aa:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ae:	3208      	adds	r2, #8
 80099b0:	e842 3100 	strex	r1, r3, [r2]
 80099b4:	2900      	cmp	r1, #0
 80099b6:	d1f3      	bne.n	80099a0 <UART_Start_Receive_DMA+0x60>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099b8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ba:	f102 0308 	add.w	r3, r2, #8
 80099be:	e853 3f00 	ldrex	r3, [r3]
 80099c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c6:	3208      	adds	r2, #8
 80099c8:	e842 3100 	strex	r1, r3, [r2]
 80099cc:	2900      	cmp	r1, #0
 80099ce:	d1f3      	bne.n	80099b8 <UART_Start_Receive_DMA+0x78>
  return HAL_OK;
 80099d0:	2000      	movs	r0, #0
}
 80099d2:	bd10      	pop	{r4, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80099d4:	2310      	movs	r3, #16
 80099d6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      huart->RxState = HAL_UART_STATE_READY;
 80099da:	2320      	movs	r3, #32
 80099dc:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_ERROR;
 80099e0:	2001      	movs	r0, #1
 80099e2:	e7f6      	b.n	80099d2 <UART_Start_Receive_DMA+0x92>
 80099e4:	080091b9 	.word	0x080091b9
 80099e8:	08009199 	.word	0x08009199
 80099ec:	08008de5 	.word	0x08008de5

080099f0 <HAL_UART_Receive_DMA>:
{
 80099f0:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80099f2:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 80099f6:	2b20      	cmp	r3, #32
 80099f8:	d117      	bne.n	8009a2a <HAL_UART_Receive_DMA+0x3a>
    if ((pData == NULL) || (Size == 0U))
 80099fa:	b1c1      	cbz	r1, 8009a2e <HAL_UART_Receive_DMA+0x3e>
 80099fc:	b1ca      	cbz	r2, 8009a32 <HAL_UART_Receive_DMA+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099fe:	2300      	movs	r3, #0
 8009a00:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009a02:	6803      	ldr	r3, [r0, #0]
 8009a04:	4c0c      	ldr	r4, [pc, #48]	@ (8009a38 <HAL_UART_Receive_DMA+0x48>)
 8009a06:	42a3      	cmp	r3, r4
 8009a08:	d00c      	beq.n	8009a24 <HAL_UART_Receive_DMA+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8009a10:	d008      	beq.n	8009a24 <HAL_UART_Receive_DMA+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a12:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a14:	e854 3f00 	ldrex	r3, [r4]
 8009a18:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a1c:	e844 3500 	strex	r5, r3, [r4]
 8009a20:	2d00      	cmp	r5, #0
 8009a22:	d1f6      	bne.n	8009a12 <HAL_UART_Receive_DMA+0x22>
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009a24:	f7ff ff8c 	bl	8009940 <UART_Start_Receive_DMA>
 8009a28:	e000      	b.n	8009a2c <HAL_UART_Receive_DMA+0x3c>
    return HAL_BUSY;
 8009a2a:	2002      	movs	r0, #2
}
 8009a2c:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8009a2e:	2001      	movs	r0, #1
 8009a30:	e7fc      	b.n	8009a2c <HAL_UART_Receive_DMA+0x3c>
 8009a32:	2001      	movs	r0, #1
 8009a34:	e7fa      	b.n	8009a2c <HAL_UART_Receive_DMA+0x3c>
 8009a36:	bf00      	nop
 8009a38:	40008000 	.word	0x40008000

08009a3c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a3c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8009a3e:	b92b      	cbnz	r3, 8009a4c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8009a40:	2301      	movs	r3, #1
 8009a42:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009a46:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8009a4a:	4770      	bx	lr
{
 8009a4c:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a4e:	6803      	ldr	r3, [r0, #0]
 8009a50:	689a      	ldr	r2, [r3, #8]
 8009a52:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a56:	6899      	ldr	r1, [r3, #8]
 8009a58:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a5a:	4d09      	ldr	r5, [pc, #36]	@ (8009a80 <UARTEx_SetNbDataToProcess+0x44>)
 8009a5c:	5c6b      	ldrb	r3, [r5, r1]
 8009a5e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a60:	4c08      	ldr	r4, [pc, #32]	@ (8009a84 <UARTEx_SetNbDataToProcess+0x48>)
 8009a62:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a64:	fb93 f3f1 	sdiv	r3, r3, r1
 8009a68:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a6c:	5cab      	ldrb	r3, [r5, r2]
 8009a6e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a70:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a72:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a76:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8009a7a:	bc30      	pop	{r4, r5}
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop
 8009a80:	080160a4 	.word	0x080160a4
 8009a84:	0801609c 	.word	0x0801609c

08009a88 <HAL_RS485Ex_Init>:
  if (huart == NULL)
 8009a88:	2800      	cmp	r0, #0
 8009a8a:	d03e      	beq.n	8009b0a <HAL_RS485Ex_Init+0x82>
{
 8009a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a8e:	460f      	mov	r7, r1
 8009a90:	4616      	mov	r6, r2
 8009a92:	461d      	mov	r5, r3
 8009a94:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8009a96:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8009a9a:	b36b      	cbz	r3, 8009af8 <HAL_RS485Ex_Init+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 8009a9c:	2324      	movs	r3, #36	@ 0x24
 8009a9e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8009aa2:	6822      	ldr	r2, [r4, #0]
 8009aa4:	6813      	ldr	r3, [r2, #0]
 8009aa6:	f023 0301 	bic.w	r3, r3, #1
 8009aaa:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009aac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009aae:	bb43      	cbnz	r3, 8009b02 <HAL_RS485Ex_Init+0x7a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	f7ff fbcb 	bl	800924c <UART_SetConfig>
 8009ab6:	2801      	cmp	r0, #1
 8009ab8:	d01d      	beq.n	8009af6 <HAL_RS485Ex_Init+0x6e>
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8009aba:	6822      	ldr	r2, [r4, #0]
 8009abc:	6893      	ldr	r3, [r2, #8]
 8009abe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009ac2:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8009ac4:	6822      	ldr	r2, [r4, #0]
 8009ac6:	6893      	ldr	r3, [r2, #8]
 8009ac8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009acc:	433b      	orrs	r3, r7
 8009ace:	6093      	str	r3, [r2, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8009ad0:	042d      	lsls	r5, r5, #16
 8009ad2:	ea45 5246 	orr.w	r2, r5, r6, lsl #21
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8009ad6:	6821      	ldr	r1, [r4, #0]
 8009ad8:	680b      	ldr	r3, [r1, #0]
 8009ada:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 8009ade:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	600b      	str	r3, [r1, #0]
  __HAL_UART_ENABLE(huart);
 8009ae6:	6822      	ldr	r2, [r4, #0]
 8009ae8:	6813      	ldr	r3, [r2, #0]
 8009aea:	f043 0301 	orr.w	r3, r3, #1
 8009aee:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8009af0:	4620      	mov	r0, r4
 8009af2:	f7ff fe8c 	bl	800980e <UART_CheckIdleState>
}
 8009af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8009af8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8009afc:	f7fa ff60 	bl	80049c0 <HAL_UART_MspInit>
 8009b00:	e7cc      	b.n	8009a9c <HAL_RS485Ex_Init+0x14>
    UART_AdvFeatureConfig(huart);
 8009b02:	4620      	mov	r0, r4
 8009b04:	f7ff fd66 	bl	80095d4 <UART_AdvFeatureConfig>
 8009b08:	e7d2      	b.n	8009ab0 <HAL_RS485Ex_Init+0x28>
    return HAL_ERROR;
 8009b0a:	2001      	movs	r0, #1
}
 8009b0c:	4770      	bx	lr

08009b0e <HAL_UARTEx_WakeupCallback>:
}
 8009b0e:	4770      	bx	lr

08009b10 <HAL_UARTEx_RxFifoFullCallback>:
}
 8009b10:	4770      	bx	lr

08009b12 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8009b12:	4770      	bx	lr

08009b14 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8009b14:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d018      	beq.n	8009b4e <HAL_UARTEx_DisableFifoMode+0x3a>
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8009b22:	2324      	movs	r3, #36	@ 0x24
 8009b24:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b28:	6803      	ldr	r3, [r0, #0]
 8009b2a:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8009b2c:	6819      	ldr	r1, [r3, #0]
 8009b2e:	f021 0101 	bic.w	r1, r1, #1
 8009b32:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009b34:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b3c:	6801      	ldr	r1, [r0, #0]
 8009b3e:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009b40:	2220      	movs	r2, #32
 8009b42:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8009b46:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	4770      	bx	lr
  __HAL_LOCK(huart);
 8009b4e:	2002      	movs	r0, #2
}
 8009b50:	4770      	bx	lr

08009b52 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8009b52:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8009b54:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d01d      	beq.n	8009b98 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	2301      	movs	r3, #1
 8009b60:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8009b64:	2324      	movs	r3, #36	@ 0x24
 8009b66:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b6a:	6803      	ldr	r3, [r0, #0]
 8009b6c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	f022 0201 	bic.w	r2, r2, #1
 8009b74:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009b76:	6802      	ldr	r2, [r0, #0]
 8009b78:	6893      	ldr	r3, [r2, #8]
 8009b7a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8009b7e:	4319      	orrs	r1, r3
 8009b80:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8009b82:	f7ff ff5b 	bl	8009a3c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b86:	6823      	ldr	r3, [r4, #0]
 8009b88:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009b8a:	2320      	movs	r3, #32
 8009b8c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8009b90:	2000      	movs	r0, #0
 8009b92:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8009b96:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8009b98:	2002      	movs	r0, #2
 8009b9a:	e7fc      	b.n	8009b96 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08009b9c <HAL_UARTEx_SetRxFifoThreshold>:
{
 8009b9c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8009b9e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009ba2:	2b01      	cmp	r3, #1
 8009ba4:	d01d      	beq.n	8009be2 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	2301      	movs	r3, #1
 8009baa:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8009bae:	2324      	movs	r3, #36	@ 0x24
 8009bb0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bb4:	6803      	ldr	r3, [r0, #0]
 8009bb6:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	f022 0201 	bic.w	r2, r2, #1
 8009bbe:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009bc0:	6802      	ldr	r2, [r0, #0]
 8009bc2:	6893      	ldr	r3, [r2, #8]
 8009bc4:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8009bc8:	4319      	orrs	r1, r3
 8009bca:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8009bcc:	f7ff ff36 	bl	8009a3c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009bd0:	6823      	ldr	r3, [r4, #0]
 8009bd2:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009bd4:	2320      	movs	r3, #32
 8009bd6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8009bda:	2000      	movs	r0, #0
 8009bdc:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8009be0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8009be2:	2002      	movs	r0, #2
 8009be4:	e7fc      	b.n	8009be0 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08009be6 <sulp>:
 8009be6:	b570      	push	{r4, r5, r6, lr}
 8009be8:	4604      	mov	r4, r0
 8009bea:	460d      	mov	r5, r1
 8009bec:	ec45 4b10 	vmov	d0, r4, r5
 8009bf0:	4616      	mov	r6, r2
 8009bf2:	f003 fb61 	bl	800d2b8 <__ulp>
 8009bf6:	ec51 0b10 	vmov	r0, r1, d0
 8009bfa:	b17e      	cbz	r6, 8009c1c <sulp+0x36>
 8009bfc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009c00:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	dd09      	ble.n	8009c1c <sulp+0x36>
 8009c08:	051b      	lsls	r3, r3, #20
 8009c0a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009c0e:	2400      	movs	r4, #0
 8009c10:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009c14:	4622      	mov	r2, r4
 8009c16:	462b      	mov	r3, r5
 8009c18:	f7f6 fd26 	bl	8000668 <__aeabi_dmul>
 8009c1c:	ec41 0b10 	vmov	d0, r0, r1
 8009c20:	bd70      	pop	{r4, r5, r6, pc}
 8009c22:	0000      	movs	r0, r0
 8009c24:	0000      	movs	r0, r0
	...

08009c28 <_strtod_l>:
 8009c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c2c:	b09f      	sub	sp, #124	@ 0x7c
 8009c2e:	460c      	mov	r4, r1
 8009c30:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009c32:	2200      	movs	r2, #0
 8009c34:	921a      	str	r2, [sp, #104]	@ 0x68
 8009c36:	9005      	str	r0, [sp, #20]
 8009c38:	f04f 0a00 	mov.w	sl, #0
 8009c3c:	f04f 0b00 	mov.w	fp, #0
 8009c40:	460a      	mov	r2, r1
 8009c42:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c44:	7811      	ldrb	r1, [r2, #0]
 8009c46:	292b      	cmp	r1, #43	@ 0x2b
 8009c48:	d04a      	beq.n	8009ce0 <_strtod_l+0xb8>
 8009c4a:	d838      	bhi.n	8009cbe <_strtod_l+0x96>
 8009c4c:	290d      	cmp	r1, #13
 8009c4e:	d832      	bhi.n	8009cb6 <_strtod_l+0x8e>
 8009c50:	2908      	cmp	r1, #8
 8009c52:	d832      	bhi.n	8009cba <_strtod_l+0x92>
 8009c54:	2900      	cmp	r1, #0
 8009c56:	d03b      	beq.n	8009cd0 <_strtod_l+0xa8>
 8009c58:	2200      	movs	r2, #0
 8009c5a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009c5c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009c5e:	782a      	ldrb	r2, [r5, #0]
 8009c60:	2a30      	cmp	r2, #48	@ 0x30
 8009c62:	f040 80b3 	bne.w	8009dcc <_strtod_l+0x1a4>
 8009c66:	786a      	ldrb	r2, [r5, #1]
 8009c68:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009c6c:	2a58      	cmp	r2, #88	@ 0x58
 8009c6e:	d16e      	bne.n	8009d4e <_strtod_l+0x126>
 8009c70:	9302      	str	r3, [sp, #8]
 8009c72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c74:	9301      	str	r3, [sp, #4]
 8009c76:	ab1a      	add	r3, sp, #104	@ 0x68
 8009c78:	9300      	str	r3, [sp, #0]
 8009c7a:	4a8e      	ldr	r2, [pc, #568]	@ (8009eb4 <_strtod_l+0x28c>)
 8009c7c:	9805      	ldr	r0, [sp, #20]
 8009c7e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009c80:	a919      	add	r1, sp, #100	@ 0x64
 8009c82:	f002 fc0b 	bl	800c49c <__gethex>
 8009c86:	f010 060f 	ands.w	r6, r0, #15
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	d005      	beq.n	8009c9a <_strtod_l+0x72>
 8009c8e:	2e06      	cmp	r6, #6
 8009c90:	d128      	bne.n	8009ce4 <_strtod_l+0xbc>
 8009c92:	3501      	adds	r5, #1
 8009c94:	2300      	movs	r3, #0
 8009c96:	9519      	str	r5, [sp, #100]	@ 0x64
 8009c98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	f040 858e 	bne.w	800a7be <_strtod_l+0xb96>
 8009ca2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ca4:	b1cb      	cbz	r3, 8009cda <_strtod_l+0xb2>
 8009ca6:	4652      	mov	r2, sl
 8009ca8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009cac:	ec43 2b10 	vmov	d0, r2, r3
 8009cb0:	b01f      	add	sp, #124	@ 0x7c
 8009cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cb6:	2920      	cmp	r1, #32
 8009cb8:	d1ce      	bne.n	8009c58 <_strtod_l+0x30>
 8009cba:	3201      	adds	r2, #1
 8009cbc:	e7c1      	b.n	8009c42 <_strtod_l+0x1a>
 8009cbe:	292d      	cmp	r1, #45	@ 0x2d
 8009cc0:	d1ca      	bne.n	8009c58 <_strtod_l+0x30>
 8009cc2:	2101      	movs	r1, #1
 8009cc4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009cc6:	1c51      	adds	r1, r2, #1
 8009cc8:	9119      	str	r1, [sp, #100]	@ 0x64
 8009cca:	7852      	ldrb	r2, [r2, #1]
 8009ccc:	2a00      	cmp	r2, #0
 8009cce:	d1c5      	bne.n	8009c5c <_strtod_l+0x34>
 8009cd0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009cd2:	9419      	str	r4, [sp, #100]	@ 0x64
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	f040 8570 	bne.w	800a7ba <_strtod_l+0xb92>
 8009cda:	4652      	mov	r2, sl
 8009cdc:	465b      	mov	r3, fp
 8009cde:	e7e5      	b.n	8009cac <_strtod_l+0x84>
 8009ce0:	2100      	movs	r1, #0
 8009ce2:	e7ef      	b.n	8009cc4 <_strtod_l+0x9c>
 8009ce4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009ce6:	b13a      	cbz	r2, 8009cf8 <_strtod_l+0xd0>
 8009ce8:	2135      	movs	r1, #53	@ 0x35
 8009cea:	a81c      	add	r0, sp, #112	@ 0x70
 8009cec:	f003 fbde 	bl	800d4ac <__copybits>
 8009cf0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009cf2:	9805      	ldr	r0, [sp, #20]
 8009cf4:	f002 ffac 	bl	800cc50 <_Bfree>
 8009cf8:	3e01      	subs	r6, #1
 8009cfa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009cfc:	2e04      	cmp	r6, #4
 8009cfe:	d806      	bhi.n	8009d0e <_strtod_l+0xe6>
 8009d00:	e8df f006 	tbb	[pc, r6]
 8009d04:	201d0314 	.word	0x201d0314
 8009d08:	14          	.byte	0x14
 8009d09:	00          	.byte	0x00
 8009d0a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009d0e:	05e1      	lsls	r1, r4, #23
 8009d10:	bf48      	it	mi
 8009d12:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009d16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d1a:	0d1b      	lsrs	r3, r3, #20
 8009d1c:	051b      	lsls	r3, r3, #20
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d1bb      	bne.n	8009c9a <_strtod_l+0x72>
 8009d22:	f001 fc67 	bl	800b5f4 <__errno>
 8009d26:	2322      	movs	r3, #34	@ 0x22
 8009d28:	6003      	str	r3, [r0, #0]
 8009d2a:	e7b6      	b.n	8009c9a <_strtod_l+0x72>
 8009d2c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009d30:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009d34:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009d38:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009d3c:	e7e7      	b.n	8009d0e <_strtod_l+0xe6>
 8009d3e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009ebc <_strtod_l+0x294>
 8009d42:	e7e4      	b.n	8009d0e <_strtod_l+0xe6>
 8009d44:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009d48:	f04f 3aff 	mov.w	sl, #4294967295
 8009d4c:	e7df      	b.n	8009d0e <_strtod_l+0xe6>
 8009d4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d50:	1c5a      	adds	r2, r3, #1
 8009d52:	9219      	str	r2, [sp, #100]	@ 0x64
 8009d54:	785b      	ldrb	r3, [r3, #1]
 8009d56:	2b30      	cmp	r3, #48	@ 0x30
 8009d58:	d0f9      	beq.n	8009d4e <_strtod_l+0x126>
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d09d      	beq.n	8009c9a <_strtod_l+0x72>
 8009d5e:	2301      	movs	r3, #1
 8009d60:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d64:	930c      	str	r3, [sp, #48]	@ 0x30
 8009d66:	2300      	movs	r3, #0
 8009d68:	9308      	str	r3, [sp, #32]
 8009d6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d6c:	461f      	mov	r7, r3
 8009d6e:	220a      	movs	r2, #10
 8009d70:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009d72:	7805      	ldrb	r5, [r0, #0]
 8009d74:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009d78:	b2d9      	uxtb	r1, r3
 8009d7a:	2909      	cmp	r1, #9
 8009d7c:	d928      	bls.n	8009dd0 <_strtod_l+0x1a8>
 8009d7e:	494e      	ldr	r1, [pc, #312]	@ (8009eb8 <_strtod_l+0x290>)
 8009d80:	2201      	movs	r2, #1
 8009d82:	f001 fbaf 	bl	800b4e4 <strncmp>
 8009d86:	2800      	cmp	r0, #0
 8009d88:	d032      	beq.n	8009df0 <_strtod_l+0x1c8>
 8009d8a:	2000      	movs	r0, #0
 8009d8c:	462a      	mov	r2, r5
 8009d8e:	4681      	mov	r9, r0
 8009d90:	463d      	mov	r5, r7
 8009d92:	4603      	mov	r3, r0
 8009d94:	2a65      	cmp	r2, #101	@ 0x65
 8009d96:	d001      	beq.n	8009d9c <_strtod_l+0x174>
 8009d98:	2a45      	cmp	r2, #69	@ 0x45
 8009d9a:	d114      	bne.n	8009dc6 <_strtod_l+0x19e>
 8009d9c:	b91d      	cbnz	r5, 8009da6 <_strtod_l+0x17e>
 8009d9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009da0:	4302      	orrs	r2, r0
 8009da2:	d095      	beq.n	8009cd0 <_strtod_l+0xa8>
 8009da4:	2500      	movs	r5, #0
 8009da6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009da8:	1c62      	adds	r2, r4, #1
 8009daa:	9219      	str	r2, [sp, #100]	@ 0x64
 8009dac:	7862      	ldrb	r2, [r4, #1]
 8009dae:	2a2b      	cmp	r2, #43	@ 0x2b
 8009db0:	d077      	beq.n	8009ea2 <_strtod_l+0x27a>
 8009db2:	2a2d      	cmp	r2, #45	@ 0x2d
 8009db4:	d07b      	beq.n	8009eae <_strtod_l+0x286>
 8009db6:	f04f 0c00 	mov.w	ip, #0
 8009dba:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009dbe:	2909      	cmp	r1, #9
 8009dc0:	f240 8082 	bls.w	8009ec8 <_strtod_l+0x2a0>
 8009dc4:	9419      	str	r4, [sp, #100]	@ 0x64
 8009dc6:	f04f 0800 	mov.w	r8, #0
 8009dca:	e0a2      	b.n	8009f12 <_strtod_l+0x2ea>
 8009dcc:	2300      	movs	r3, #0
 8009dce:	e7c7      	b.n	8009d60 <_strtod_l+0x138>
 8009dd0:	2f08      	cmp	r7, #8
 8009dd2:	bfd5      	itete	le
 8009dd4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009dd6:	9908      	ldrgt	r1, [sp, #32]
 8009dd8:	fb02 3301 	mlale	r3, r2, r1, r3
 8009ddc:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009de0:	f100 0001 	add.w	r0, r0, #1
 8009de4:	bfd4      	ite	le
 8009de6:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009de8:	9308      	strgt	r3, [sp, #32]
 8009dea:	3701      	adds	r7, #1
 8009dec:	9019      	str	r0, [sp, #100]	@ 0x64
 8009dee:	e7bf      	b.n	8009d70 <_strtod_l+0x148>
 8009df0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009df2:	1c5a      	adds	r2, r3, #1
 8009df4:	9219      	str	r2, [sp, #100]	@ 0x64
 8009df6:	785a      	ldrb	r2, [r3, #1]
 8009df8:	b37f      	cbz	r7, 8009e5a <_strtod_l+0x232>
 8009dfa:	4681      	mov	r9, r0
 8009dfc:	463d      	mov	r5, r7
 8009dfe:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009e02:	2b09      	cmp	r3, #9
 8009e04:	d912      	bls.n	8009e2c <_strtod_l+0x204>
 8009e06:	2301      	movs	r3, #1
 8009e08:	e7c4      	b.n	8009d94 <_strtod_l+0x16c>
 8009e0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e0c:	1c5a      	adds	r2, r3, #1
 8009e0e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e10:	785a      	ldrb	r2, [r3, #1]
 8009e12:	3001      	adds	r0, #1
 8009e14:	2a30      	cmp	r2, #48	@ 0x30
 8009e16:	d0f8      	beq.n	8009e0a <_strtod_l+0x1e2>
 8009e18:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009e1c:	2b08      	cmp	r3, #8
 8009e1e:	f200 84d3 	bhi.w	800a7c8 <_strtod_l+0xba0>
 8009e22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e24:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e26:	4681      	mov	r9, r0
 8009e28:	2000      	movs	r0, #0
 8009e2a:	4605      	mov	r5, r0
 8009e2c:	3a30      	subs	r2, #48	@ 0x30
 8009e2e:	f100 0301 	add.w	r3, r0, #1
 8009e32:	d02a      	beq.n	8009e8a <_strtod_l+0x262>
 8009e34:	4499      	add	r9, r3
 8009e36:	eb00 0c05 	add.w	ip, r0, r5
 8009e3a:	462b      	mov	r3, r5
 8009e3c:	210a      	movs	r1, #10
 8009e3e:	4563      	cmp	r3, ip
 8009e40:	d10d      	bne.n	8009e5e <_strtod_l+0x236>
 8009e42:	1c69      	adds	r1, r5, #1
 8009e44:	4401      	add	r1, r0
 8009e46:	4428      	add	r0, r5
 8009e48:	2808      	cmp	r0, #8
 8009e4a:	dc16      	bgt.n	8009e7a <_strtod_l+0x252>
 8009e4c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009e4e:	230a      	movs	r3, #10
 8009e50:	fb03 2300 	mla	r3, r3, r0, r2
 8009e54:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e56:	2300      	movs	r3, #0
 8009e58:	e018      	b.n	8009e8c <_strtod_l+0x264>
 8009e5a:	4638      	mov	r0, r7
 8009e5c:	e7da      	b.n	8009e14 <_strtod_l+0x1ec>
 8009e5e:	2b08      	cmp	r3, #8
 8009e60:	f103 0301 	add.w	r3, r3, #1
 8009e64:	dc03      	bgt.n	8009e6e <_strtod_l+0x246>
 8009e66:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009e68:	434e      	muls	r6, r1
 8009e6a:	960a      	str	r6, [sp, #40]	@ 0x28
 8009e6c:	e7e7      	b.n	8009e3e <_strtod_l+0x216>
 8009e6e:	2b10      	cmp	r3, #16
 8009e70:	bfde      	ittt	le
 8009e72:	9e08      	ldrle	r6, [sp, #32]
 8009e74:	434e      	mulle	r6, r1
 8009e76:	9608      	strle	r6, [sp, #32]
 8009e78:	e7e1      	b.n	8009e3e <_strtod_l+0x216>
 8009e7a:	280f      	cmp	r0, #15
 8009e7c:	dceb      	bgt.n	8009e56 <_strtod_l+0x22e>
 8009e7e:	9808      	ldr	r0, [sp, #32]
 8009e80:	230a      	movs	r3, #10
 8009e82:	fb03 2300 	mla	r3, r3, r0, r2
 8009e86:	9308      	str	r3, [sp, #32]
 8009e88:	e7e5      	b.n	8009e56 <_strtod_l+0x22e>
 8009e8a:	4629      	mov	r1, r5
 8009e8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009e8e:	1c50      	adds	r0, r2, #1
 8009e90:	9019      	str	r0, [sp, #100]	@ 0x64
 8009e92:	7852      	ldrb	r2, [r2, #1]
 8009e94:	4618      	mov	r0, r3
 8009e96:	460d      	mov	r5, r1
 8009e98:	e7b1      	b.n	8009dfe <_strtod_l+0x1d6>
 8009e9a:	f04f 0900 	mov.w	r9, #0
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e77d      	b.n	8009d9e <_strtod_l+0x176>
 8009ea2:	f04f 0c00 	mov.w	ip, #0
 8009ea6:	1ca2      	adds	r2, r4, #2
 8009ea8:	9219      	str	r2, [sp, #100]	@ 0x64
 8009eaa:	78a2      	ldrb	r2, [r4, #2]
 8009eac:	e785      	b.n	8009dba <_strtod_l+0x192>
 8009eae:	f04f 0c01 	mov.w	ip, #1
 8009eb2:	e7f8      	b.n	8009ea6 <_strtod_l+0x27e>
 8009eb4:	080160c4 	.word	0x080160c4
 8009eb8:	080160ac 	.word	0x080160ac
 8009ebc:	7ff00000 	.word	0x7ff00000
 8009ec0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ec2:	1c51      	adds	r1, r2, #1
 8009ec4:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ec6:	7852      	ldrb	r2, [r2, #1]
 8009ec8:	2a30      	cmp	r2, #48	@ 0x30
 8009eca:	d0f9      	beq.n	8009ec0 <_strtod_l+0x298>
 8009ecc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009ed0:	2908      	cmp	r1, #8
 8009ed2:	f63f af78 	bhi.w	8009dc6 <_strtod_l+0x19e>
 8009ed6:	3a30      	subs	r2, #48	@ 0x30
 8009ed8:	920e      	str	r2, [sp, #56]	@ 0x38
 8009eda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009edc:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009ede:	f04f 080a 	mov.w	r8, #10
 8009ee2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ee4:	1c56      	adds	r6, r2, #1
 8009ee6:	9619      	str	r6, [sp, #100]	@ 0x64
 8009ee8:	7852      	ldrb	r2, [r2, #1]
 8009eea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009eee:	f1be 0f09 	cmp.w	lr, #9
 8009ef2:	d939      	bls.n	8009f68 <_strtod_l+0x340>
 8009ef4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009ef6:	1a76      	subs	r6, r6, r1
 8009ef8:	2e08      	cmp	r6, #8
 8009efa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009efe:	dc03      	bgt.n	8009f08 <_strtod_l+0x2e0>
 8009f00:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009f02:	4588      	cmp	r8, r1
 8009f04:	bfa8      	it	ge
 8009f06:	4688      	movge	r8, r1
 8009f08:	f1bc 0f00 	cmp.w	ip, #0
 8009f0c:	d001      	beq.n	8009f12 <_strtod_l+0x2ea>
 8009f0e:	f1c8 0800 	rsb	r8, r8, #0
 8009f12:	2d00      	cmp	r5, #0
 8009f14:	d14e      	bne.n	8009fb4 <_strtod_l+0x38c>
 8009f16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f18:	4308      	orrs	r0, r1
 8009f1a:	f47f aebe 	bne.w	8009c9a <_strtod_l+0x72>
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	f47f aed6 	bne.w	8009cd0 <_strtod_l+0xa8>
 8009f24:	2a69      	cmp	r2, #105	@ 0x69
 8009f26:	d028      	beq.n	8009f7a <_strtod_l+0x352>
 8009f28:	dc25      	bgt.n	8009f76 <_strtod_l+0x34e>
 8009f2a:	2a49      	cmp	r2, #73	@ 0x49
 8009f2c:	d025      	beq.n	8009f7a <_strtod_l+0x352>
 8009f2e:	2a4e      	cmp	r2, #78	@ 0x4e
 8009f30:	f47f aece 	bne.w	8009cd0 <_strtod_l+0xa8>
 8009f34:	499b      	ldr	r1, [pc, #620]	@ (800a1a4 <_strtod_l+0x57c>)
 8009f36:	a819      	add	r0, sp, #100	@ 0x64
 8009f38:	f002 fcd2 	bl	800c8e0 <__match>
 8009f3c:	2800      	cmp	r0, #0
 8009f3e:	f43f aec7 	beq.w	8009cd0 <_strtod_l+0xa8>
 8009f42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	2b28      	cmp	r3, #40	@ 0x28
 8009f48:	d12e      	bne.n	8009fa8 <_strtod_l+0x380>
 8009f4a:	4997      	ldr	r1, [pc, #604]	@ (800a1a8 <_strtod_l+0x580>)
 8009f4c:	aa1c      	add	r2, sp, #112	@ 0x70
 8009f4e:	a819      	add	r0, sp, #100	@ 0x64
 8009f50:	f002 fcda 	bl	800c908 <__hexnan>
 8009f54:	2805      	cmp	r0, #5
 8009f56:	d127      	bne.n	8009fa8 <_strtod_l+0x380>
 8009f58:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f5a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009f5e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009f62:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009f66:	e698      	b.n	8009c9a <_strtod_l+0x72>
 8009f68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009f6a:	fb08 2101 	mla	r1, r8, r1, r2
 8009f6e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009f72:	920e      	str	r2, [sp, #56]	@ 0x38
 8009f74:	e7b5      	b.n	8009ee2 <_strtod_l+0x2ba>
 8009f76:	2a6e      	cmp	r2, #110	@ 0x6e
 8009f78:	e7da      	b.n	8009f30 <_strtod_l+0x308>
 8009f7a:	498c      	ldr	r1, [pc, #560]	@ (800a1ac <_strtod_l+0x584>)
 8009f7c:	a819      	add	r0, sp, #100	@ 0x64
 8009f7e:	f002 fcaf 	bl	800c8e0 <__match>
 8009f82:	2800      	cmp	r0, #0
 8009f84:	f43f aea4 	beq.w	8009cd0 <_strtod_l+0xa8>
 8009f88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f8a:	4989      	ldr	r1, [pc, #548]	@ (800a1b0 <_strtod_l+0x588>)
 8009f8c:	3b01      	subs	r3, #1
 8009f8e:	a819      	add	r0, sp, #100	@ 0x64
 8009f90:	9319      	str	r3, [sp, #100]	@ 0x64
 8009f92:	f002 fca5 	bl	800c8e0 <__match>
 8009f96:	b910      	cbnz	r0, 8009f9e <_strtod_l+0x376>
 8009f98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	9319      	str	r3, [sp, #100]	@ 0x64
 8009f9e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800a1c0 <_strtod_l+0x598>
 8009fa2:	f04f 0a00 	mov.w	sl, #0
 8009fa6:	e678      	b.n	8009c9a <_strtod_l+0x72>
 8009fa8:	4882      	ldr	r0, [pc, #520]	@ (800a1b4 <_strtod_l+0x58c>)
 8009faa:	f001 fb69 	bl	800b680 <nan>
 8009fae:	ec5b ab10 	vmov	sl, fp, d0
 8009fb2:	e672      	b.n	8009c9a <_strtod_l+0x72>
 8009fb4:	eba8 0309 	sub.w	r3, r8, r9
 8009fb8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009fba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fbc:	2f00      	cmp	r7, #0
 8009fbe:	bf08      	it	eq
 8009fc0:	462f      	moveq	r7, r5
 8009fc2:	2d10      	cmp	r5, #16
 8009fc4:	462c      	mov	r4, r5
 8009fc6:	bfa8      	it	ge
 8009fc8:	2410      	movge	r4, #16
 8009fca:	f7f6 fad3 	bl	8000574 <__aeabi_ui2d>
 8009fce:	2d09      	cmp	r5, #9
 8009fd0:	4682      	mov	sl, r0
 8009fd2:	468b      	mov	fp, r1
 8009fd4:	dc13      	bgt.n	8009ffe <_strtod_l+0x3d6>
 8009fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	f43f ae5e 	beq.w	8009c9a <_strtod_l+0x72>
 8009fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fe0:	dd78      	ble.n	800a0d4 <_strtod_l+0x4ac>
 8009fe2:	2b16      	cmp	r3, #22
 8009fe4:	dc5f      	bgt.n	800a0a6 <_strtod_l+0x47e>
 8009fe6:	4974      	ldr	r1, [pc, #464]	@ (800a1b8 <_strtod_l+0x590>)
 8009fe8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ff0:	4652      	mov	r2, sl
 8009ff2:	465b      	mov	r3, fp
 8009ff4:	f7f6 fb38 	bl	8000668 <__aeabi_dmul>
 8009ff8:	4682      	mov	sl, r0
 8009ffa:	468b      	mov	fp, r1
 8009ffc:	e64d      	b.n	8009c9a <_strtod_l+0x72>
 8009ffe:	4b6e      	ldr	r3, [pc, #440]	@ (800a1b8 <_strtod_l+0x590>)
 800a000:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a004:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a008:	f7f6 fb2e 	bl	8000668 <__aeabi_dmul>
 800a00c:	4682      	mov	sl, r0
 800a00e:	9808      	ldr	r0, [sp, #32]
 800a010:	468b      	mov	fp, r1
 800a012:	f7f6 faaf 	bl	8000574 <__aeabi_ui2d>
 800a016:	4602      	mov	r2, r0
 800a018:	460b      	mov	r3, r1
 800a01a:	4650      	mov	r0, sl
 800a01c:	4659      	mov	r1, fp
 800a01e:	f7f6 f96d 	bl	80002fc <__adddf3>
 800a022:	2d0f      	cmp	r5, #15
 800a024:	4682      	mov	sl, r0
 800a026:	468b      	mov	fp, r1
 800a028:	ddd5      	ble.n	8009fd6 <_strtod_l+0x3ae>
 800a02a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a02c:	1b2c      	subs	r4, r5, r4
 800a02e:	441c      	add	r4, r3
 800a030:	2c00      	cmp	r4, #0
 800a032:	f340 8096 	ble.w	800a162 <_strtod_l+0x53a>
 800a036:	f014 030f 	ands.w	r3, r4, #15
 800a03a:	d00a      	beq.n	800a052 <_strtod_l+0x42a>
 800a03c:	495e      	ldr	r1, [pc, #376]	@ (800a1b8 <_strtod_l+0x590>)
 800a03e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a042:	4652      	mov	r2, sl
 800a044:	465b      	mov	r3, fp
 800a046:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a04a:	f7f6 fb0d 	bl	8000668 <__aeabi_dmul>
 800a04e:	4682      	mov	sl, r0
 800a050:	468b      	mov	fp, r1
 800a052:	f034 040f 	bics.w	r4, r4, #15
 800a056:	d073      	beq.n	800a140 <_strtod_l+0x518>
 800a058:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a05c:	dd48      	ble.n	800a0f0 <_strtod_l+0x4c8>
 800a05e:	2400      	movs	r4, #0
 800a060:	46a0      	mov	r8, r4
 800a062:	940a      	str	r4, [sp, #40]	@ 0x28
 800a064:	46a1      	mov	r9, r4
 800a066:	9a05      	ldr	r2, [sp, #20]
 800a068:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a1c0 <_strtod_l+0x598>
 800a06c:	2322      	movs	r3, #34	@ 0x22
 800a06e:	6013      	str	r3, [r2, #0]
 800a070:	f04f 0a00 	mov.w	sl, #0
 800a074:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a076:	2b00      	cmp	r3, #0
 800a078:	f43f ae0f 	beq.w	8009c9a <_strtod_l+0x72>
 800a07c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a07e:	9805      	ldr	r0, [sp, #20]
 800a080:	f002 fde6 	bl	800cc50 <_Bfree>
 800a084:	9805      	ldr	r0, [sp, #20]
 800a086:	4649      	mov	r1, r9
 800a088:	f002 fde2 	bl	800cc50 <_Bfree>
 800a08c:	9805      	ldr	r0, [sp, #20]
 800a08e:	4641      	mov	r1, r8
 800a090:	f002 fdde 	bl	800cc50 <_Bfree>
 800a094:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a096:	9805      	ldr	r0, [sp, #20]
 800a098:	f002 fdda 	bl	800cc50 <_Bfree>
 800a09c:	9805      	ldr	r0, [sp, #20]
 800a09e:	4621      	mov	r1, r4
 800a0a0:	f002 fdd6 	bl	800cc50 <_Bfree>
 800a0a4:	e5f9      	b.n	8009c9a <_strtod_l+0x72>
 800a0a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	dbbc      	blt.n	800a02a <_strtod_l+0x402>
 800a0b0:	4c41      	ldr	r4, [pc, #260]	@ (800a1b8 <_strtod_l+0x590>)
 800a0b2:	f1c5 050f 	rsb	r5, r5, #15
 800a0b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a0ba:	4652      	mov	r2, sl
 800a0bc:	465b      	mov	r3, fp
 800a0be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0c2:	f7f6 fad1 	bl	8000668 <__aeabi_dmul>
 800a0c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0c8:	1b5d      	subs	r5, r3, r5
 800a0ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a0ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a0d2:	e78f      	b.n	8009ff4 <_strtod_l+0x3cc>
 800a0d4:	3316      	adds	r3, #22
 800a0d6:	dba8      	blt.n	800a02a <_strtod_l+0x402>
 800a0d8:	4b37      	ldr	r3, [pc, #220]	@ (800a1b8 <_strtod_l+0x590>)
 800a0da:	eba9 0808 	sub.w	r8, r9, r8
 800a0de:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a0e2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a0e6:	4650      	mov	r0, sl
 800a0e8:	4659      	mov	r1, fp
 800a0ea:	f7f6 fbe7 	bl	80008bc <__aeabi_ddiv>
 800a0ee:	e783      	b.n	8009ff8 <_strtod_l+0x3d0>
 800a0f0:	4b32      	ldr	r3, [pc, #200]	@ (800a1bc <_strtod_l+0x594>)
 800a0f2:	9308      	str	r3, [sp, #32]
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	1124      	asrs	r4, r4, #4
 800a0f8:	4650      	mov	r0, sl
 800a0fa:	4659      	mov	r1, fp
 800a0fc:	461e      	mov	r6, r3
 800a0fe:	2c01      	cmp	r4, #1
 800a100:	dc21      	bgt.n	800a146 <_strtod_l+0x51e>
 800a102:	b10b      	cbz	r3, 800a108 <_strtod_l+0x4e0>
 800a104:	4682      	mov	sl, r0
 800a106:	468b      	mov	fp, r1
 800a108:	492c      	ldr	r1, [pc, #176]	@ (800a1bc <_strtod_l+0x594>)
 800a10a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a10e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a112:	4652      	mov	r2, sl
 800a114:	465b      	mov	r3, fp
 800a116:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a11a:	f7f6 faa5 	bl	8000668 <__aeabi_dmul>
 800a11e:	4b28      	ldr	r3, [pc, #160]	@ (800a1c0 <_strtod_l+0x598>)
 800a120:	460a      	mov	r2, r1
 800a122:	400b      	ands	r3, r1
 800a124:	4927      	ldr	r1, [pc, #156]	@ (800a1c4 <_strtod_l+0x59c>)
 800a126:	428b      	cmp	r3, r1
 800a128:	4682      	mov	sl, r0
 800a12a:	d898      	bhi.n	800a05e <_strtod_l+0x436>
 800a12c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a130:	428b      	cmp	r3, r1
 800a132:	bf86      	itte	hi
 800a134:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800a1c8 <_strtod_l+0x5a0>
 800a138:	f04f 3aff 	movhi.w	sl, #4294967295
 800a13c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a140:	2300      	movs	r3, #0
 800a142:	9308      	str	r3, [sp, #32]
 800a144:	e07a      	b.n	800a23c <_strtod_l+0x614>
 800a146:	07e2      	lsls	r2, r4, #31
 800a148:	d505      	bpl.n	800a156 <_strtod_l+0x52e>
 800a14a:	9b08      	ldr	r3, [sp, #32]
 800a14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a150:	f7f6 fa8a 	bl	8000668 <__aeabi_dmul>
 800a154:	2301      	movs	r3, #1
 800a156:	9a08      	ldr	r2, [sp, #32]
 800a158:	3208      	adds	r2, #8
 800a15a:	3601      	adds	r6, #1
 800a15c:	1064      	asrs	r4, r4, #1
 800a15e:	9208      	str	r2, [sp, #32]
 800a160:	e7cd      	b.n	800a0fe <_strtod_l+0x4d6>
 800a162:	d0ed      	beq.n	800a140 <_strtod_l+0x518>
 800a164:	4264      	negs	r4, r4
 800a166:	f014 020f 	ands.w	r2, r4, #15
 800a16a:	d00a      	beq.n	800a182 <_strtod_l+0x55a>
 800a16c:	4b12      	ldr	r3, [pc, #72]	@ (800a1b8 <_strtod_l+0x590>)
 800a16e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a172:	4650      	mov	r0, sl
 800a174:	4659      	mov	r1, fp
 800a176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17a:	f7f6 fb9f 	bl	80008bc <__aeabi_ddiv>
 800a17e:	4682      	mov	sl, r0
 800a180:	468b      	mov	fp, r1
 800a182:	1124      	asrs	r4, r4, #4
 800a184:	d0dc      	beq.n	800a140 <_strtod_l+0x518>
 800a186:	2c1f      	cmp	r4, #31
 800a188:	dd20      	ble.n	800a1cc <_strtod_l+0x5a4>
 800a18a:	2400      	movs	r4, #0
 800a18c:	46a0      	mov	r8, r4
 800a18e:	940a      	str	r4, [sp, #40]	@ 0x28
 800a190:	46a1      	mov	r9, r4
 800a192:	9a05      	ldr	r2, [sp, #20]
 800a194:	2322      	movs	r3, #34	@ 0x22
 800a196:	f04f 0a00 	mov.w	sl, #0
 800a19a:	f04f 0b00 	mov.w	fp, #0
 800a19e:	6013      	str	r3, [r2, #0]
 800a1a0:	e768      	b.n	800a074 <_strtod_l+0x44c>
 800a1a2:	bf00      	nop
 800a1a4:	0801620e 	.word	0x0801620e
 800a1a8:	080160b0 	.word	0x080160b0
 800a1ac:	08016206 	.word	0x08016206
 800a1b0:	08016240 	.word	0x08016240
 800a1b4:	080164cc 	.word	0x080164cc
 800a1b8:	080163b8 	.word	0x080163b8
 800a1bc:	08016390 	.word	0x08016390
 800a1c0:	7ff00000 	.word	0x7ff00000
 800a1c4:	7ca00000 	.word	0x7ca00000
 800a1c8:	7fefffff 	.word	0x7fefffff
 800a1cc:	f014 0310 	ands.w	r3, r4, #16
 800a1d0:	bf18      	it	ne
 800a1d2:	236a      	movne	r3, #106	@ 0x6a
 800a1d4:	4ea9      	ldr	r6, [pc, #676]	@ (800a47c <_strtod_l+0x854>)
 800a1d6:	9308      	str	r3, [sp, #32]
 800a1d8:	4650      	mov	r0, sl
 800a1da:	4659      	mov	r1, fp
 800a1dc:	2300      	movs	r3, #0
 800a1de:	07e2      	lsls	r2, r4, #31
 800a1e0:	d504      	bpl.n	800a1ec <_strtod_l+0x5c4>
 800a1e2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a1e6:	f7f6 fa3f 	bl	8000668 <__aeabi_dmul>
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	1064      	asrs	r4, r4, #1
 800a1ee:	f106 0608 	add.w	r6, r6, #8
 800a1f2:	d1f4      	bne.n	800a1de <_strtod_l+0x5b6>
 800a1f4:	b10b      	cbz	r3, 800a1fa <_strtod_l+0x5d2>
 800a1f6:	4682      	mov	sl, r0
 800a1f8:	468b      	mov	fp, r1
 800a1fa:	9b08      	ldr	r3, [sp, #32]
 800a1fc:	b1b3      	cbz	r3, 800a22c <_strtod_l+0x604>
 800a1fe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a202:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a206:	2b00      	cmp	r3, #0
 800a208:	4659      	mov	r1, fp
 800a20a:	dd0f      	ble.n	800a22c <_strtod_l+0x604>
 800a20c:	2b1f      	cmp	r3, #31
 800a20e:	dd55      	ble.n	800a2bc <_strtod_l+0x694>
 800a210:	2b34      	cmp	r3, #52	@ 0x34
 800a212:	bfde      	ittt	le
 800a214:	f04f 33ff 	movle.w	r3, #4294967295
 800a218:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a21c:	4093      	lslle	r3, r2
 800a21e:	f04f 0a00 	mov.w	sl, #0
 800a222:	bfcc      	ite	gt
 800a224:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a228:	ea03 0b01 	andle.w	fp, r3, r1
 800a22c:	2200      	movs	r2, #0
 800a22e:	2300      	movs	r3, #0
 800a230:	4650      	mov	r0, sl
 800a232:	4659      	mov	r1, fp
 800a234:	f7f6 fc80 	bl	8000b38 <__aeabi_dcmpeq>
 800a238:	2800      	cmp	r0, #0
 800a23a:	d1a6      	bne.n	800a18a <_strtod_l+0x562>
 800a23c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a23e:	9300      	str	r3, [sp, #0]
 800a240:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a242:	9805      	ldr	r0, [sp, #20]
 800a244:	462b      	mov	r3, r5
 800a246:	463a      	mov	r2, r7
 800a248:	f002 fd6a 	bl	800cd20 <__s2b>
 800a24c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a24e:	2800      	cmp	r0, #0
 800a250:	f43f af05 	beq.w	800a05e <_strtod_l+0x436>
 800a254:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a256:	2a00      	cmp	r2, #0
 800a258:	eba9 0308 	sub.w	r3, r9, r8
 800a25c:	bfa8      	it	ge
 800a25e:	2300      	movge	r3, #0
 800a260:	9312      	str	r3, [sp, #72]	@ 0x48
 800a262:	2400      	movs	r4, #0
 800a264:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a268:	9316      	str	r3, [sp, #88]	@ 0x58
 800a26a:	46a0      	mov	r8, r4
 800a26c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a26e:	9805      	ldr	r0, [sp, #20]
 800a270:	6859      	ldr	r1, [r3, #4]
 800a272:	f002 fcad 	bl	800cbd0 <_Balloc>
 800a276:	4681      	mov	r9, r0
 800a278:	2800      	cmp	r0, #0
 800a27a:	f43f aef4 	beq.w	800a066 <_strtod_l+0x43e>
 800a27e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a280:	691a      	ldr	r2, [r3, #16]
 800a282:	3202      	adds	r2, #2
 800a284:	f103 010c 	add.w	r1, r3, #12
 800a288:	0092      	lsls	r2, r2, #2
 800a28a:	300c      	adds	r0, #12
 800a28c:	f001 f9e7 	bl	800b65e <memcpy>
 800a290:	ec4b ab10 	vmov	d0, sl, fp
 800a294:	9805      	ldr	r0, [sp, #20]
 800a296:	aa1c      	add	r2, sp, #112	@ 0x70
 800a298:	a91b      	add	r1, sp, #108	@ 0x6c
 800a29a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a29e:	f003 f87b 	bl	800d398 <__d2b>
 800a2a2:	901a      	str	r0, [sp, #104]	@ 0x68
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	f43f aede 	beq.w	800a066 <_strtod_l+0x43e>
 800a2aa:	9805      	ldr	r0, [sp, #20]
 800a2ac:	2101      	movs	r1, #1
 800a2ae:	f002 fdcd 	bl	800ce4c <__i2b>
 800a2b2:	4680      	mov	r8, r0
 800a2b4:	b948      	cbnz	r0, 800a2ca <_strtod_l+0x6a2>
 800a2b6:	f04f 0800 	mov.w	r8, #0
 800a2ba:	e6d4      	b.n	800a066 <_strtod_l+0x43e>
 800a2bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a2c0:	fa02 f303 	lsl.w	r3, r2, r3
 800a2c4:	ea03 0a0a 	and.w	sl, r3, sl
 800a2c8:	e7b0      	b.n	800a22c <_strtod_l+0x604>
 800a2ca:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a2cc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a2ce:	2d00      	cmp	r5, #0
 800a2d0:	bfab      	itete	ge
 800a2d2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a2d4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a2d6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a2d8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a2da:	bfac      	ite	ge
 800a2dc:	18ef      	addge	r7, r5, r3
 800a2de:	1b5e      	sublt	r6, r3, r5
 800a2e0:	9b08      	ldr	r3, [sp, #32]
 800a2e2:	1aed      	subs	r5, r5, r3
 800a2e4:	4415      	add	r5, r2
 800a2e6:	4b66      	ldr	r3, [pc, #408]	@ (800a480 <_strtod_l+0x858>)
 800a2e8:	3d01      	subs	r5, #1
 800a2ea:	429d      	cmp	r5, r3
 800a2ec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a2f0:	da50      	bge.n	800a394 <_strtod_l+0x76c>
 800a2f2:	1b5b      	subs	r3, r3, r5
 800a2f4:	2b1f      	cmp	r3, #31
 800a2f6:	eba2 0203 	sub.w	r2, r2, r3
 800a2fa:	f04f 0101 	mov.w	r1, #1
 800a2fe:	dc3d      	bgt.n	800a37c <_strtod_l+0x754>
 800a300:	fa01 f303 	lsl.w	r3, r1, r3
 800a304:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a306:	2300      	movs	r3, #0
 800a308:	9310      	str	r3, [sp, #64]	@ 0x40
 800a30a:	18bd      	adds	r5, r7, r2
 800a30c:	9b08      	ldr	r3, [sp, #32]
 800a30e:	42af      	cmp	r7, r5
 800a310:	4416      	add	r6, r2
 800a312:	441e      	add	r6, r3
 800a314:	463b      	mov	r3, r7
 800a316:	bfa8      	it	ge
 800a318:	462b      	movge	r3, r5
 800a31a:	42b3      	cmp	r3, r6
 800a31c:	bfa8      	it	ge
 800a31e:	4633      	movge	r3, r6
 800a320:	2b00      	cmp	r3, #0
 800a322:	bfc2      	ittt	gt
 800a324:	1aed      	subgt	r5, r5, r3
 800a326:	1af6      	subgt	r6, r6, r3
 800a328:	1aff      	subgt	r7, r7, r3
 800a32a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	dd16      	ble.n	800a35e <_strtod_l+0x736>
 800a330:	4641      	mov	r1, r8
 800a332:	9805      	ldr	r0, [sp, #20]
 800a334:	461a      	mov	r2, r3
 800a336:	f002 fe49 	bl	800cfcc <__pow5mult>
 800a33a:	4680      	mov	r8, r0
 800a33c:	2800      	cmp	r0, #0
 800a33e:	d0ba      	beq.n	800a2b6 <_strtod_l+0x68e>
 800a340:	4601      	mov	r1, r0
 800a342:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a344:	9805      	ldr	r0, [sp, #20]
 800a346:	f002 fd97 	bl	800ce78 <__multiply>
 800a34a:	900e      	str	r0, [sp, #56]	@ 0x38
 800a34c:	2800      	cmp	r0, #0
 800a34e:	f43f ae8a 	beq.w	800a066 <_strtod_l+0x43e>
 800a352:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a354:	9805      	ldr	r0, [sp, #20]
 800a356:	f002 fc7b 	bl	800cc50 <_Bfree>
 800a35a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a35c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a35e:	2d00      	cmp	r5, #0
 800a360:	dc1d      	bgt.n	800a39e <_strtod_l+0x776>
 800a362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a364:	2b00      	cmp	r3, #0
 800a366:	dd23      	ble.n	800a3b0 <_strtod_l+0x788>
 800a368:	4649      	mov	r1, r9
 800a36a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a36c:	9805      	ldr	r0, [sp, #20]
 800a36e:	f002 fe2d 	bl	800cfcc <__pow5mult>
 800a372:	4681      	mov	r9, r0
 800a374:	b9e0      	cbnz	r0, 800a3b0 <_strtod_l+0x788>
 800a376:	f04f 0900 	mov.w	r9, #0
 800a37a:	e674      	b.n	800a066 <_strtod_l+0x43e>
 800a37c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a380:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a384:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a388:	35e2      	adds	r5, #226	@ 0xe2
 800a38a:	fa01 f305 	lsl.w	r3, r1, r5
 800a38e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a390:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a392:	e7ba      	b.n	800a30a <_strtod_l+0x6e2>
 800a394:	2300      	movs	r3, #0
 800a396:	9310      	str	r3, [sp, #64]	@ 0x40
 800a398:	2301      	movs	r3, #1
 800a39a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a39c:	e7b5      	b.n	800a30a <_strtod_l+0x6e2>
 800a39e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a3a0:	9805      	ldr	r0, [sp, #20]
 800a3a2:	462a      	mov	r2, r5
 800a3a4:	f002 fe6c 	bl	800d080 <__lshift>
 800a3a8:	901a      	str	r0, [sp, #104]	@ 0x68
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	d1d9      	bne.n	800a362 <_strtod_l+0x73a>
 800a3ae:	e65a      	b.n	800a066 <_strtod_l+0x43e>
 800a3b0:	2e00      	cmp	r6, #0
 800a3b2:	dd07      	ble.n	800a3c4 <_strtod_l+0x79c>
 800a3b4:	4649      	mov	r1, r9
 800a3b6:	9805      	ldr	r0, [sp, #20]
 800a3b8:	4632      	mov	r2, r6
 800a3ba:	f002 fe61 	bl	800d080 <__lshift>
 800a3be:	4681      	mov	r9, r0
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d0d8      	beq.n	800a376 <_strtod_l+0x74e>
 800a3c4:	2f00      	cmp	r7, #0
 800a3c6:	dd08      	ble.n	800a3da <_strtod_l+0x7b2>
 800a3c8:	4641      	mov	r1, r8
 800a3ca:	9805      	ldr	r0, [sp, #20]
 800a3cc:	463a      	mov	r2, r7
 800a3ce:	f002 fe57 	bl	800d080 <__lshift>
 800a3d2:	4680      	mov	r8, r0
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	f43f ae46 	beq.w	800a066 <_strtod_l+0x43e>
 800a3da:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a3dc:	9805      	ldr	r0, [sp, #20]
 800a3de:	464a      	mov	r2, r9
 800a3e0:	f002 fed6 	bl	800d190 <__mdiff>
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	2800      	cmp	r0, #0
 800a3e8:	f43f ae3d 	beq.w	800a066 <_strtod_l+0x43e>
 800a3ec:	68c3      	ldr	r3, [r0, #12]
 800a3ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	60c3      	str	r3, [r0, #12]
 800a3f4:	4641      	mov	r1, r8
 800a3f6:	f002 feaf 	bl	800d158 <__mcmp>
 800a3fa:	2800      	cmp	r0, #0
 800a3fc:	da46      	bge.n	800a48c <_strtod_l+0x864>
 800a3fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a400:	ea53 030a 	orrs.w	r3, r3, sl
 800a404:	d16c      	bne.n	800a4e0 <_strtod_l+0x8b8>
 800a406:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d168      	bne.n	800a4e0 <_strtod_l+0x8b8>
 800a40e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a412:	0d1b      	lsrs	r3, r3, #20
 800a414:	051b      	lsls	r3, r3, #20
 800a416:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a41a:	d961      	bls.n	800a4e0 <_strtod_l+0x8b8>
 800a41c:	6963      	ldr	r3, [r4, #20]
 800a41e:	b913      	cbnz	r3, 800a426 <_strtod_l+0x7fe>
 800a420:	6923      	ldr	r3, [r4, #16]
 800a422:	2b01      	cmp	r3, #1
 800a424:	dd5c      	ble.n	800a4e0 <_strtod_l+0x8b8>
 800a426:	4621      	mov	r1, r4
 800a428:	2201      	movs	r2, #1
 800a42a:	9805      	ldr	r0, [sp, #20]
 800a42c:	f002 fe28 	bl	800d080 <__lshift>
 800a430:	4641      	mov	r1, r8
 800a432:	4604      	mov	r4, r0
 800a434:	f002 fe90 	bl	800d158 <__mcmp>
 800a438:	2800      	cmp	r0, #0
 800a43a:	dd51      	ble.n	800a4e0 <_strtod_l+0x8b8>
 800a43c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a440:	9a08      	ldr	r2, [sp, #32]
 800a442:	0d1b      	lsrs	r3, r3, #20
 800a444:	051b      	lsls	r3, r3, #20
 800a446:	2a00      	cmp	r2, #0
 800a448:	d06b      	beq.n	800a522 <_strtod_l+0x8fa>
 800a44a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a44e:	d868      	bhi.n	800a522 <_strtod_l+0x8fa>
 800a450:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a454:	f67f ae9d 	bls.w	800a192 <_strtod_l+0x56a>
 800a458:	4b0a      	ldr	r3, [pc, #40]	@ (800a484 <_strtod_l+0x85c>)
 800a45a:	4650      	mov	r0, sl
 800a45c:	4659      	mov	r1, fp
 800a45e:	2200      	movs	r2, #0
 800a460:	f7f6 f902 	bl	8000668 <__aeabi_dmul>
 800a464:	4b08      	ldr	r3, [pc, #32]	@ (800a488 <_strtod_l+0x860>)
 800a466:	400b      	ands	r3, r1
 800a468:	4682      	mov	sl, r0
 800a46a:	468b      	mov	fp, r1
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	f47f ae05 	bne.w	800a07c <_strtod_l+0x454>
 800a472:	9a05      	ldr	r2, [sp, #20]
 800a474:	2322      	movs	r3, #34	@ 0x22
 800a476:	6013      	str	r3, [r2, #0]
 800a478:	e600      	b.n	800a07c <_strtod_l+0x454>
 800a47a:	bf00      	nop
 800a47c:	080160d8 	.word	0x080160d8
 800a480:	fffffc02 	.word	0xfffffc02
 800a484:	39500000 	.word	0x39500000
 800a488:	7ff00000 	.word	0x7ff00000
 800a48c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a490:	d165      	bne.n	800a55e <_strtod_l+0x936>
 800a492:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a494:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a498:	b35a      	cbz	r2, 800a4f2 <_strtod_l+0x8ca>
 800a49a:	4a9f      	ldr	r2, [pc, #636]	@ (800a718 <_strtod_l+0xaf0>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d12b      	bne.n	800a4f8 <_strtod_l+0x8d0>
 800a4a0:	9b08      	ldr	r3, [sp, #32]
 800a4a2:	4651      	mov	r1, sl
 800a4a4:	b303      	cbz	r3, 800a4e8 <_strtod_l+0x8c0>
 800a4a6:	4b9d      	ldr	r3, [pc, #628]	@ (800a71c <_strtod_l+0xaf4>)
 800a4a8:	465a      	mov	r2, fp
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a4b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b4:	d81b      	bhi.n	800a4ee <_strtod_l+0x8c6>
 800a4b6:	0d1b      	lsrs	r3, r3, #20
 800a4b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a4bc:	fa02 f303 	lsl.w	r3, r2, r3
 800a4c0:	4299      	cmp	r1, r3
 800a4c2:	d119      	bne.n	800a4f8 <_strtod_l+0x8d0>
 800a4c4:	4b96      	ldr	r3, [pc, #600]	@ (800a720 <_strtod_l+0xaf8>)
 800a4c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d102      	bne.n	800a4d2 <_strtod_l+0x8aa>
 800a4cc:	3101      	adds	r1, #1
 800a4ce:	f43f adca 	beq.w	800a066 <_strtod_l+0x43e>
 800a4d2:	4b92      	ldr	r3, [pc, #584]	@ (800a71c <_strtod_l+0xaf4>)
 800a4d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4d6:	401a      	ands	r2, r3
 800a4d8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a4dc:	f04f 0a00 	mov.w	sl, #0
 800a4e0:	9b08      	ldr	r3, [sp, #32]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d1b8      	bne.n	800a458 <_strtod_l+0x830>
 800a4e6:	e5c9      	b.n	800a07c <_strtod_l+0x454>
 800a4e8:	f04f 33ff 	mov.w	r3, #4294967295
 800a4ec:	e7e8      	b.n	800a4c0 <_strtod_l+0x898>
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	e7e6      	b.n	800a4c0 <_strtod_l+0x898>
 800a4f2:	ea53 030a 	orrs.w	r3, r3, sl
 800a4f6:	d0a1      	beq.n	800a43c <_strtod_l+0x814>
 800a4f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a4fa:	b1db      	cbz	r3, 800a534 <_strtod_l+0x90c>
 800a4fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4fe:	4213      	tst	r3, r2
 800a500:	d0ee      	beq.n	800a4e0 <_strtod_l+0x8b8>
 800a502:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a504:	9a08      	ldr	r2, [sp, #32]
 800a506:	4650      	mov	r0, sl
 800a508:	4659      	mov	r1, fp
 800a50a:	b1bb      	cbz	r3, 800a53c <_strtod_l+0x914>
 800a50c:	f7ff fb6b 	bl	8009be6 <sulp>
 800a510:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a514:	ec53 2b10 	vmov	r2, r3, d0
 800a518:	f7f5 fef0 	bl	80002fc <__adddf3>
 800a51c:	4682      	mov	sl, r0
 800a51e:	468b      	mov	fp, r1
 800a520:	e7de      	b.n	800a4e0 <_strtod_l+0x8b8>
 800a522:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a526:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a52a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a52e:	f04f 3aff 	mov.w	sl, #4294967295
 800a532:	e7d5      	b.n	800a4e0 <_strtod_l+0x8b8>
 800a534:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a536:	ea13 0f0a 	tst.w	r3, sl
 800a53a:	e7e1      	b.n	800a500 <_strtod_l+0x8d8>
 800a53c:	f7ff fb53 	bl	8009be6 <sulp>
 800a540:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a544:	ec53 2b10 	vmov	r2, r3, d0
 800a548:	f7f5 fed6 	bl	80002f8 <__aeabi_dsub>
 800a54c:	2200      	movs	r2, #0
 800a54e:	2300      	movs	r3, #0
 800a550:	4682      	mov	sl, r0
 800a552:	468b      	mov	fp, r1
 800a554:	f7f6 faf0 	bl	8000b38 <__aeabi_dcmpeq>
 800a558:	2800      	cmp	r0, #0
 800a55a:	d0c1      	beq.n	800a4e0 <_strtod_l+0x8b8>
 800a55c:	e619      	b.n	800a192 <_strtod_l+0x56a>
 800a55e:	4641      	mov	r1, r8
 800a560:	4620      	mov	r0, r4
 800a562:	f002 ff71 	bl	800d448 <__ratio>
 800a566:	ec57 6b10 	vmov	r6, r7, d0
 800a56a:	2200      	movs	r2, #0
 800a56c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a570:	4630      	mov	r0, r6
 800a572:	4639      	mov	r1, r7
 800a574:	f7f6 faf4 	bl	8000b60 <__aeabi_dcmple>
 800a578:	2800      	cmp	r0, #0
 800a57a:	d06f      	beq.n	800a65c <_strtod_l+0xa34>
 800a57c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d17a      	bne.n	800a678 <_strtod_l+0xa50>
 800a582:	f1ba 0f00 	cmp.w	sl, #0
 800a586:	d158      	bne.n	800a63a <_strtod_l+0xa12>
 800a588:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a58a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d15a      	bne.n	800a648 <_strtod_l+0xa20>
 800a592:	4b64      	ldr	r3, [pc, #400]	@ (800a724 <_strtod_l+0xafc>)
 800a594:	2200      	movs	r2, #0
 800a596:	4630      	mov	r0, r6
 800a598:	4639      	mov	r1, r7
 800a59a:	f7f6 fad7 	bl	8000b4c <__aeabi_dcmplt>
 800a59e:	2800      	cmp	r0, #0
 800a5a0:	d159      	bne.n	800a656 <_strtod_l+0xa2e>
 800a5a2:	4630      	mov	r0, r6
 800a5a4:	4639      	mov	r1, r7
 800a5a6:	4b60      	ldr	r3, [pc, #384]	@ (800a728 <_strtod_l+0xb00>)
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	f7f6 f85d 	bl	8000668 <__aeabi_dmul>
 800a5ae:	4606      	mov	r6, r0
 800a5b0:	460f      	mov	r7, r1
 800a5b2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a5b6:	9606      	str	r6, [sp, #24]
 800a5b8:	9307      	str	r3, [sp, #28]
 800a5ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a5be:	4d57      	ldr	r5, [pc, #348]	@ (800a71c <_strtod_l+0xaf4>)
 800a5c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a5c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5c6:	401d      	ands	r5, r3
 800a5c8:	4b58      	ldr	r3, [pc, #352]	@ (800a72c <_strtod_l+0xb04>)
 800a5ca:	429d      	cmp	r5, r3
 800a5cc:	f040 80b2 	bne.w	800a734 <_strtod_l+0xb0c>
 800a5d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5d2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a5d6:	ec4b ab10 	vmov	d0, sl, fp
 800a5da:	f002 fe6d 	bl	800d2b8 <__ulp>
 800a5de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a5e2:	ec51 0b10 	vmov	r0, r1, d0
 800a5e6:	f7f6 f83f 	bl	8000668 <__aeabi_dmul>
 800a5ea:	4652      	mov	r2, sl
 800a5ec:	465b      	mov	r3, fp
 800a5ee:	f7f5 fe85 	bl	80002fc <__adddf3>
 800a5f2:	460b      	mov	r3, r1
 800a5f4:	4949      	ldr	r1, [pc, #292]	@ (800a71c <_strtod_l+0xaf4>)
 800a5f6:	4a4e      	ldr	r2, [pc, #312]	@ (800a730 <_strtod_l+0xb08>)
 800a5f8:	4019      	ands	r1, r3
 800a5fa:	4291      	cmp	r1, r2
 800a5fc:	4682      	mov	sl, r0
 800a5fe:	d942      	bls.n	800a686 <_strtod_l+0xa5e>
 800a600:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a602:	4b47      	ldr	r3, [pc, #284]	@ (800a720 <_strtod_l+0xaf8>)
 800a604:	429a      	cmp	r2, r3
 800a606:	d103      	bne.n	800a610 <_strtod_l+0x9e8>
 800a608:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a60a:	3301      	adds	r3, #1
 800a60c:	f43f ad2b 	beq.w	800a066 <_strtod_l+0x43e>
 800a610:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a720 <_strtod_l+0xaf8>
 800a614:	f04f 3aff 	mov.w	sl, #4294967295
 800a618:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a61a:	9805      	ldr	r0, [sp, #20]
 800a61c:	f002 fb18 	bl	800cc50 <_Bfree>
 800a620:	9805      	ldr	r0, [sp, #20]
 800a622:	4649      	mov	r1, r9
 800a624:	f002 fb14 	bl	800cc50 <_Bfree>
 800a628:	9805      	ldr	r0, [sp, #20]
 800a62a:	4641      	mov	r1, r8
 800a62c:	f002 fb10 	bl	800cc50 <_Bfree>
 800a630:	9805      	ldr	r0, [sp, #20]
 800a632:	4621      	mov	r1, r4
 800a634:	f002 fb0c 	bl	800cc50 <_Bfree>
 800a638:	e618      	b.n	800a26c <_strtod_l+0x644>
 800a63a:	f1ba 0f01 	cmp.w	sl, #1
 800a63e:	d103      	bne.n	800a648 <_strtod_l+0xa20>
 800a640:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a642:	2b00      	cmp	r3, #0
 800a644:	f43f ada5 	beq.w	800a192 <_strtod_l+0x56a>
 800a648:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a6f8 <_strtod_l+0xad0>
 800a64c:	4f35      	ldr	r7, [pc, #212]	@ (800a724 <_strtod_l+0xafc>)
 800a64e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a652:	2600      	movs	r6, #0
 800a654:	e7b1      	b.n	800a5ba <_strtod_l+0x992>
 800a656:	4f34      	ldr	r7, [pc, #208]	@ (800a728 <_strtod_l+0xb00>)
 800a658:	2600      	movs	r6, #0
 800a65a:	e7aa      	b.n	800a5b2 <_strtod_l+0x98a>
 800a65c:	4b32      	ldr	r3, [pc, #200]	@ (800a728 <_strtod_l+0xb00>)
 800a65e:	4630      	mov	r0, r6
 800a660:	4639      	mov	r1, r7
 800a662:	2200      	movs	r2, #0
 800a664:	f7f6 f800 	bl	8000668 <__aeabi_dmul>
 800a668:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a66a:	4606      	mov	r6, r0
 800a66c:	460f      	mov	r7, r1
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d09f      	beq.n	800a5b2 <_strtod_l+0x98a>
 800a672:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a676:	e7a0      	b.n	800a5ba <_strtod_l+0x992>
 800a678:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a700 <_strtod_l+0xad8>
 800a67c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a680:	ec57 6b17 	vmov	r6, r7, d7
 800a684:	e799      	b.n	800a5ba <_strtod_l+0x992>
 800a686:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a68a:	9b08      	ldr	r3, [sp, #32]
 800a68c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a690:	2b00      	cmp	r3, #0
 800a692:	d1c1      	bne.n	800a618 <_strtod_l+0x9f0>
 800a694:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a698:	0d1b      	lsrs	r3, r3, #20
 800a69a:	051b      	lsls	r3, r3, #20
 800a69c:	429d      	cmp	r5, r3
 800a69e:	d1bb      	bne.n	800a618 <_strtod_l+0x9f0>
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	4639      	mov	r1, r7
 800a6a4:	f7f6 fb40 	bl	8000d28 <__aeabi_d2lz>
 800a6a8:	f7f5 ffb0 	bl	800060c <__aeabi_l2d>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	4630      	mov	r0, r6
 800a6b2:	4639      	mov	r1, r7
 800a6b4:	f7f5 fe20 	bl	80002f8 <__aeabi_dsub>
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a6c0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a6c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6c6:	ea46 060a 	orr.w	r6, r6, sl
 800a6ca:	431e      	orrs	r6, r3
 800a6cc:	d06f      	beq.n	800a7ae <_strtod_l+0xb86>
 800a6ce:	a30e      	add	r3, pc, #56	@ (adr r3, 800a708 <_strtod_l+0xae0>)
 800a6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d4:	f7f6 fa3a 	bl	8000b4c <__aeabi_dcmplt>
 800a6d8:	2800      	cmp	r0, #0
 800a6da:	f47f accf 	bne.w	800a07c <_strtod_l+0x454>
 800a6de:	a30c      	add	r3, pc, #48	@ (adr r3, 800a710 <_strtod_l+0xae8>)
 800a6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6e8:	f7f6 fa4e 	bl	8000b88 <__aeabi_dcmpgt>
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	d093      	beq.n	800a618 <_strtod_l+0x9f0>
 800a6f0:	e4c4      	b.n	800a07c <_strtod_l+0x454>
 800a6f2:	bf00      	nop
 800a6f4:	f3af 8000 	nop.w
 800a6f8:	00000000 	.word	0x00000000
 800a6fc:	bff00000 	.word	0xbff00000
 800a700:	00000000 	.word	0x00000000
 800a704:	3ff00000 	.word	0x3ff00000
 800a708:	94a03595 	.word	0x94a03595
 800a70c:	3fdfffff 	.word	0x3fdfffff
 800a710:	35afe535 	.word	0x35afe535
 800a714:	3fe00000 	.word	0x3fe00000
 800a718:	000fffff 	.word	0x000fffff
 800a71c:	7ff00000 	.word	0x7ff00000
 800a720:	7fefffff 	.word	0x7fefffff
 800a724:	3ff00000 	.word	0x3ff00000
 800a728:	3fe00000 	.word	0x3fe00000
 800a72c:	7fe00000 	.word	0x7fe00000
 800a730:	7c9fffff 	.word	0x7c9fffff
 800a734:	9b08      	ldr	r3, [sp, #32]
 800a736:	b323      	cbz	r3, 800a782 <_strtod_l+0xb5a>
 800a738:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a73c:	d821      	bhi.n	800a782 <_strtod_l+0xb5a>
 800a73e:	a328      	add	r3, pc, #160	@ (adr r3, 800a7e0 <_strtod_l+0xbb8>)
 800a740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a744:	4630      	mov	r0, r6
 800a746:	4639      	mov	r1, r7
 800a748:	f7f6 fa0a 	bl	8000b60 <__aeabi_dcmple>
 800a74c:	b1a0      	cbz	r0, 800a778 <_strtod_l+0xb50>
 800a74e:	4639      	mov	r1, r7
 800a750:	4630      	mov	r0, r6
 800a752:	f7f6 fa61 	bl	8000c18 <__aeabi_d2uiz>
 800a756:	2801      	cmp	r0, #1
 800a758:	bf38      	it	cc
 800a75a:	2001      	movcc	r0, #1
 800a75c:	f7f5 ff0a 	bl	8000574 <__aeabi_ui2d>
 800a760:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a762:	4606      	mov	r6, r0
 800a764:	460f      	mov	r7, r1
 800a766:	b9fb      	cbnz	r3, 800a7a8 <_strtod_l+0xb80>
 800a768:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a76c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a76e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a770:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a774:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a778:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a77a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a77e:	1b5b      	subs	r3, r3, r5
 800a780:	9311      	str	r3, [sp, #68]	@ 0x44
 800a782:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a786:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a78a:	f002 fd95 	bl	800d2b8 <__ulp>
 800a78e:	4650      	mov	r0, sl
 800a790:	ec53 2b10 	vmov	r2, r3, d0
 800a794:	4659      	mov	r1, fp
 800a796:	f7f5 ff67 	bl	8000668 <__aeabi_dmul>
 800a79a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a79e:	f7f5 fdad 	bl	80002fc <__adddf3>
 800a7a2:	4682      	mov	sl, r0
 800a7a4:	468b      	mov	fp, r1
 800a7a6:	e770      	b.n	800a68a <_strtod_l+0xa62>
 800a7a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a7ac:	e7e0      	b.n	800a770 <_strtod_l+0xb48>
 800a7ae:	a30e      	add	r3, pc, #56	@ (adr r3, 800a7e8 <_strtod_l+0xbc0>)
 800a7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b4:	f7f6 f9ca 	bl	8000b4c <__aeabi_dcmplt>
 800a7b8:	e798      	b.n	800a6ec <_strtod_l+0xac4>
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a7be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a7c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7c2:	6013      	str	r3, [r2, #0]
 800a7c4:	f7ff ba6d 	b.w	8009ca2 <_strtod_l+0x7a>
 800a7c8:	2a65      	cmp	r2, #101	@ 0x65
 800a7ca:	f43f ab66 	beq.w	8009e9a <_strtod_l+0x272>
 800a7ce:	2a45      	cmp	r2, #69	@ 0x45
 800a7d0:	f43f ab63 	beq.w	8009e9a <_strtod_l+0x272>
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	f7ff bb9e 	b.w	8009f16 <_strtod_l+0x2ee>
 800a7da:	bf00      	nop
 800a7dc:	f3af 8000 	nop.w
 800a7e0:	ffc00000 	.word	0xffc00000
 800a7e4:	41dfffff 	.word	0x41dfffff
 800a7e8:	94a03595 	.word	0x94a03595
 800a7ec:	3fcfffff 	.word	0x3fcfffff

0800a7f0 <strtof>:
 800a7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7f4:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800a8b4 <strtof+0xc4>
 800a7f8:	4b29      	ldr	r3, [pc, #164]	@ (800a8a0 <strtof+0xb0>)
 800a7fa:	460a      	mov	r2, r1
 800a7fc:	ed2d 8b02 	vpush	{d8}
 800a800:	4601      	mov	r1, r0
 800a802:	f8d8 0000 	ldr.w	r0, [r8]
 800a806:	f7ff fa0f 	bl	8009c28 <_strtod_l>
 800a80a:	ec55 4b10 	vmov	r4, r5, d0
 800a80e:	4622      	mov	r2, r4
 800a810:	462b      	mov	r3, r5
 800a812:	4620      	mov	r0, r4
 800a814:	4629      	mov	r1, r5
 800a816:	f7f6 f9c1 	bl	8000b9c <__aeabi_dcmpun>
 800a81a:	b190      	cbz	r0, 800a842 <strtof+0x52>
 800a81c:	2d00      	cmp	r5, #0
 800a81e:	4821      	ldr	r0, [pc, #132]	@ (800a8a4 <strtof+0xb4>)
 800a820:	da09      	bge.n	800a836 <strtof+0x46>
 800a822:	f000 ff35 	bl	800b690 <nanf>
 800a826:	eeb1 8a40 	vneg.f32	s16, s0
 800a82a:	eeb0 0a48 	vmov.f32	s0, s16
 800a82e:	ecbd 8b02 	vpop	{d8}
 800a832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a836:	ecbd 8b02 	vpop	{d8}
 800a83a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a83e:	f000 bf27 	b.w	800b690 <nanf>
 800a842:	4620      	mov	r0, r4
 800a844:	4629      	mov	r1, r5
 800a846:	f7f6 fa07 	bl	8000c58 <__aeabi_d2f>
 800a84a:	ee08 0a10 	vmov	s16, r0
 800a84e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800a8a8 <strtof+0xb8>
 800a852:	eeb0 7ac8 	vabs.f32	s14, s16
 800a856:	eeb4 7a67 	vcmp.f32	s14, s15
 800a85a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a85e:	dd11      	ble.n	800a884 <strtof+0x94>
 800a860:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800a864:	4b11      	ldr	r3, [pc, #68]	@ (800a8ac <strtof+0xbc>)
 800a866:	f04f 32ff 	mov.w	r2, #4294967295
 800a86a:	4620      	mov	r0, r4
 800a86c:	4639      	mov	r1, r7
 800a86e:	f7f6 f995 	bl	8000b9c <__aeabi_dcmpun>
 800a872:	b980      	cbnz	r0, 800a896 <strtof+0xa6>
 800a874:	4b0d      	ldr	r3, [pc, #52]	@ (800a8ac <strtof+0xbc>)
 800a876:	f04f 32ff 	mov.w	r2, #4294967295
 800a87a:	4620      	mov	r0, r4
 800a87c:	4639      	mov	r1, r7
 800a87e:	f7f6 f96f 	bl	8000b60 <__aeabi_dcmple>
 800a882:	b940      	cbnz	r0, 800a896 <strtof+0xa6>
 800a884:	ee18 3a10 	vmov	r3, s16
 800a888:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800a88c:	d1cd      	bne.n	800a82a <strtof+0x3a>
 800a88e:	4b08      	ldr	r3, [pc, #32]	@ (800a8b0 <strtof+0xc0>)
 800a890:	402b      	ands	r3, r5
 800a892:	2b00      	cmp	r3, #0
 800a894:	d0c9      	beq.n	800a82a <strtof+0x3a>
 800a896:	f8d8 3000 	ldr.w	r3, [r8]
 800a89a:	2222      	movs	r2, #34	@ 0x22
 800a89c:	601a      	str	r2, [r3, #0]
 800a89e:	e7c4      	b.n	800a82a <strtof+0x3a>
 800a8a0:	20000064 	.word	0x20000064
 800a8a4:	080164cc 	.word	0x080164cc
 800a8a8:	7f7fffff 	.word	0x7f7fffff
 800a8ac:	7fefffff 	.word	0x7fefffff
 800a8b0:	7ff00000 	.word	0x7ff00000
 800a8b4:	200001d0 	.word	0x200001d0

0800a8b8 <_strtoul_l.constprop.0>:
 800a8b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a8bc:	4e34      	ldr	r6, [pc, #208]	@ (800a990 <_strtoul_l.constprop.0+0xd8>)
 800a8be:	4686      	mov	lr, r0
 800a8c0:	460d      	mov	r5, r1
 800a8c2:	4628      	mov	r0, r5
 800a8c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a8c8:	5d37      	ldrb	r7, [r6, r4]
 800a8ca:	f017 0708 	ands.w	r7, r7, #8
 800a8ce:	d1f8      	bne.n	800a8c2 <_strtoul_l.constprop.0+0xa>
 800a8d0:	2c2d      	cmp	r4, #45	@ 0x2d
 800a8d2:	d12f      	bne.n	800a934 <_strtoul_l.constprop.0+0x7c>
 800a8d4:	782c      	ldrb	r4, [r5, #0]
 800a8d6:	2701      	movs	r7, #1
 800a8d8:	1c85      	adds	r5, r0, #2
 800a8da:	f033 0010 	bics.w	r0, r3, #16
 800a8de:	d109      	bne.n	800a8f4 <_strtoul_l.constprop.0+0x3c>
 800a8e0:	2c30      	cmp	r4, #48	@ 0x30
 800a8e2:	d12c      	bne.n	800a93e <_strtoul_l.constprop.0+0x86>
 800a8e4:	7828      	ldrb	r0, [r5, #0]
 800a8e6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800a8ea:	2858      	cmp	r0, #88	@ 0x58
 800a8ec:	d127      	bne.n	800a93e <_strtoul_l.constprop.0+0x86>
 800a8ee:	786c      	ldrb	r4, [r5, #1]
 800a8f0:	2310      	movs	r3, #16
 800a8f2:	3502      	adds	r5, #2
 800a8f4:	f04f 38ff 	mov.w	r8, #4294967295
 800a8f8:	2600      	movs	r6, #0
 800a8fa:	fbb8 f8f3 	udiv	r8, r8, r3
 800a8fe:	fb03 f908 	mul.w	r9, r3, r8
 800a902:	ea6f 0909 	mvn.w	r9, r9
 800a906:	4630      	mov	r0, r6
 800a908:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800a90c:	f1bc 0f09 	cmp.w	ip, #9
 800a910:	d81c      	bhi.n	800a94c <_strtoul_l.constprop.0+0x94>
 800a912:	4664      	mov	r4, ip
 800a914:	42a3      	cmp	r3, r4
 800a916:	dd2a      	ble.n	800a96e <_strtoul_l.constprop.0+0xb6>
 800a918:	f1b6 3fff 	cmp.w	r6, #4294967295
 800a91c:	d007      	beq.n	800a92e <_strtoul_l.constprop.0+0x76>
 800a91e:	4580      	cmp	r8, r0
 800a920:	d322      	bcc.n	800a968 <_strtoul_l.constprop.0+0xb0>
 800a922:	d101      	bne.n	800a928 <_strtoul_l.constprop.0+0x70>
 800a924:	45a1      	cmp	r9, r4
 800a926:	db1f      	blt.n	800a968 <_strtoul_l.constprop.0+0xb0>
 800a928:	fb00 4003 	mla	r0, r0, r3, r4
 800a92c:	2601      	movs	r6, #1
 800a92e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a932:	e7e9      	b.n	800a908 <_strtoul_l.constprop.0+0x50>
 800a934:	2c2b      	cmp	r4, #43	@ 0x2b
 800a936:	bf04      	itt	eq
 800a938:	782c      	ldrbeq	r4, [r5, #0]
 800a93a:	1c85      	addeq	r5, r0, #2
 800a93c:	e7cd      	b.n	800a8da <_strtoul_l.constprop.0+0x22>
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d1d8      	bne.n	800a8f4 <_strtoul_l.constprop.0+0x3c>
 800a942:	2c30      	cmp	r4, #48	@ 0x30
 800a944:	bf0c      	ite	eq
 800a946:	2308      	moveq	r3, #8
 800a948:	230a      	movne	r3, #10
 800a94a:	e7d3      	b.n	800a8f4 <_strtoul_l.constprop.0+0x3c>
 800a94c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800a950:	f1bc 0f19 	cmp.w	ip, #25
 800a954:	d801      	bhi.n	800a95a <_strtoul_l.constprop.0+0xa2>
 800a956:	3c37      	subs	r4, #55	@ 0x37
 800a958:	e7dc      	b.n	800a914 <_strtoul_l.constprop.0+0x5c>
 800a95a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800a95e:	f1bc 0f19 	cmp.w	ip, #25
 800a962:	d804      	bhi.n	800a96e <_strtoul_l.constprop.0+0xb6>
 800a964:	3c57      	subs	r4, #87	@ 0x57
 800a966:	e7d5      	b.n	800a914 <_strtoul_l.constprop.0+0x5c>
 800a968:	f04f 36ff 	mov.w	r6, #4294967295
 800a96c:	e7df      	b.n	800a92e <_strtoul_l.constprop.0+0x76>
 800a96e:	1c73      	adds	r3, r6, #1
 800a970:	d106      	bne.n	800a980 <_strtoul_l.constprop.0+0xc8>
 800a972:	2322      	movs	r3, #34	@ 0x22
 800a974:	f8ce 3000 	str.w	r3, [lr]
 800a978:	4630      	mov	r0, r6
 800a97a:	b932      	cbnz	r2, 800a98a <_strtoul_l.constprop.0+0xd2>
 800a97c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a980:	b107      	cbz	r7, 800a984 <_strtoul_l.constprop.0+0xcc>
 800a982:	4240      	negs	r0, r0
 800a984:	2a00      	cmp	r2, #0
 800a986:	d0f9      	beq.n	800a97c <_strtoul_l.constprop.0+0xc4>
 800a988:	b106      	cbz	r6, 800a98c <_strtoul_l.constprop.0+0xd4>
 800a98a:	1e69      	subs	r1, r5, #1
 800a98c:	6011      	str	r1, [r2, #0]
 800a98e:	e7f5      	b.n	800a97c <_strtoul_l.constprop.0+0xc4>
 800a990:	08016101 	.word	0x08016101

0800a994 <strtoul>:
 800a994:	4613      	mov	r3, r2
 800a996:	460a      	mov	r2, r1
 800a998:	4601      	mov	r1, r0
 800a99a:	4802      	ldr	r0, [pc, #8]	@ (800a9a4 <strtoul+0x10>)
 800a99c:	6800      	ldr	r0, [r0, #0]
 800a99e:	f7ff bf8b 	b.w	800a8b8 <_strtoul_l.constprop.0>
 800a9a2:	bf00      	nop
 800a9a4:	200001d0 	.word	0x200001d0

0800a9a8 <__cvt>:
 800a9a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9ac:	ec57 6b10 	vmov	r6, r7, d0
 800a9b0:	2f00      	cmp	r7, #0
 800a9b2:	460c      	mov	r4, r1
 800a9b4:	4619      	mov	r1, r3
 800a9b6:	463b      	mov	r3, r7
 800a9b8:	bfbb      	ittet	lt
 800a9ba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a9be:	461f      	movlt	r7, r3
 800a9c0:	2300      	movge	r3, #0
 800a9c2:	232d      	movlt	r3, #45	@ 0x2d
 800a9c4:	700b      	strb	r3, [r1, #0]
 800a9c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a9c8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a9cc:	4691      	mov	r9, r2
 800a9ce:	f023 0820 	bic.w	r8, r3, #32
 800a9d2:	bfbc      	itt	lt
 800a9d4:	4632      	movlt	r2, r6
 800a9d6:	4616      	movlt	r6, r2
 800a9d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a9dc:	d005      	beq.n	800a9ea <__cvt+0x42>
 800a9de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a9e2:	d100      	bne.n	800a9e6 <__cvt+0x3e>
 800a9e4:	3401      	adds	r4, #1
 800a9e6:	2102      	movs	r1, #2
 800a9e8:	e000      	b.n	800a9ec <__cvt+0x44>
 800a9ea:	2103      	movs	r1, #3
 800a9ec:	ab03      	add	r3, sp, #12
 800a9ee:	9301      	str	r3, [sp, #4]
 800a9f0:	ab02      	add	r3, sp, #8
 800a9f2:	9300      	str	r3, [sp, #0]
 800a9f4:	ec47 6b10 	vmov	d0, r6, r7
 800a9f8:	4653      	mov	r3, sl
 800a9fa:	4622      	mov	r2, r4
 800a9fc:	f000 fed8 	bl	800b7b0 <_dtoa_r>
 800aa00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aa04:	4605      	mov	r5, r0
 800aa06:	d119      	bne.n	800aa3c <__cvt+0x94>
 800aa08:	f019 0f01 	tst.w	r9, #1
 800aa0c:	d00e      	beq.n	800aa2c <__cvt+0x84>
 800aa0e:	eb00 0904 	add.w	r9, r0, r4
 800aa12:	2200      	movs	r2, #0
 800aa14:	2300      	movs	r3, #0
 800aa16:	4630      	mov	r0, r6
 800aa18:	4639      	mov	r1, r7
 800aa1a:	f7f6 f88d 	bl	8000b38 <__aeabi_dcmpeq>
 800aa1e:	b108      	cbz	r0, 800aa24 <__cvt+0x7c>
 800aa20:	f8cd 900c 	str.w	r9, [sp, #12]
 800aa24:	2230      	movs	r2, #48	@ 0x30
 800aa26:	9b03      	ldr	r3, [sp, #12]
 800aa28:	454b      	cmp	r3, r9
 800aa2a:	d31e      	bcc.n	800aa6a <__cvt+0xc2>
 800aa2c:	9b03      	ldr	r3, [sp, #12]
 800aa2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa30:	1b5b      	subs	r3, r3, r5
 800aa32:	4628      	mov	r0, r5
 800aa34:	6013      	str	r3, [r2, #0]
 800aa36:	b004      	add	sp, #16
 800aa38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa40:	eb00 0904 	add.w	r9, r0, r4
 800aa44:	d1e5      	bne.n	800aa12 <__cvt+0x6a>
 800aa46:	7803      	ldrb	r3, [r0, #0]
 800aa48:	2b30      	cmp	r3, #48	@ 0x30
 800aa4a:	d10a      	bne.n	800aa62 <__cvt+0xba>
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	2300      	movs	r3, #0
 800aa50:	4630      	mov	r0, r6
 800aa52:	4639      	mov	r1, r7
 800aa54:	f7f6 f870 	bl	8000b38 <__aeabi_dcmpeq>
 800aa58:	b918      	cbnz	r0, 800aa62 <__cvt+0xba>
 800aa5a:	f1c4 0401 	rsb	r4, r4, #1
 800aa5e:	f8ca 4000 	str.w	r4, [sl]
 800aa62:	f8da 3000 	ldr.w	r3, [sl]
 800aa66:	4499      	add	r9, r3
 800aa68:	e7d3      	b.n	800aa12 <__cvt+0x6a>
 800aa6a:	1c59      	adds	r1, r3, #1
 800aa6c:	9103      	str	r1, [sp, #12]
 800aa6e:	701a      	strb	r2, [r3, #0]
 800aa70:	e7d9      	b.n	800aa26 <__cvt+0x7e>

0800aa72 <__exponent>:
 800aa72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa74:	2900      	cmp	r1, #0
 800aa76:	bfba      	itte	lt
 800aa78:	4249      	neglt	r1, r1
 800aa7a:	232d      	movlt	r3, #45	@ 0x2d
 800aa7c:	232b      	movge	r3, #43	@ 0x2b
 800aa7e:	2909      	cmp	r1, #9
 800aa80:	7002      	strb	r2, [r0, #0]
 800aa82:	7043      	strb	r3, [r0, #1]
 800aa84:	dd29      	ble.n	800aada <__exponent+0x68>
 800aa86:	f10d 0307 	add.w	r3, sp, #7
 800aa8a:	461d      	mov	r5, r3
 800aa8c:	270a      	movs	r7, #10
 800aa8e:	461a      	mov	r2, r3
 800aa90:	fbb1 f6f7 	udiv	r6, r1, r7
 800aa94:	fb07 1416 	mls	r4, r7, r6, r1
 800aa98:	3430      	adds	r4, #48	@ 0x30
 800aa9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aa9e:	460c      	mov	r4, r1
 800aaa0:	2c63      	cmp	r4, #99	@ 0x63
 800aaa2:	f103 33ff 	add.w	r3, r3, #4294967295
 800aaa6:	4631      	mov	r1, r6
 800aaa8:	dcf1      	bgt.n	800aa8e <__exponent+0x1c>
 800aaaa:	3130      	adds	r1, #48	@ 0x30
 800aaac:	1e94      	subs	r4, r2, #2
 800aaae:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aab2:	1c41      	adds	r1, r0, #1
 800aab4:	4623      	mov	r3, r4
 800aab6:	42ab      	cmp	r3, r5
 800aab8:	d30a      	bcc.n	800aad0 <__exponent+0x5e>
 800aaba:	f10d 0309 	add.w	r3, sp, #9
 800aabe:	1a9b      	subs	r3, r3, r2
 800aac0:	42ac      	cmp	r4, r5
 800aac2:	bf88      	it	hi
 800aac4:	2300      	movhi	r3, #0
 800aac6:	3302      	adds	r3, #2
 800aac8:	4403      	add	r3, r0
 800aaca:	1a18      	subs	r0, r3, r0
 800aacc:	b003      	add	sp, #12
 800aace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aad0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aad4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aad8:	e7ed      	b.n	800aab6 <__exponent+0x44>
 800aada:	2330      	movs	r3, #48	@ 0x30
 800aadc:	3130      	adds	r1, #48	@ 0x30
 800aade:	7083      	strb	r3, [r0, #2]
 800aae0:	70c1      	strb	r1, [r0, #3]
 800aae2:	1d03      	adds	r3, r0, #4
 800aae4:	e7f1      	b.n	800aaca <__exponent+0x58>
	...

0800aae8 <_printf_float>:
 800aae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaec:	b08d      	sub	sp, #52	@ 0x34
 800aaee:	460c      	mov	r4, r1
 800aaf0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800aaf4:	4616      	mov	r6, r2
 800aaf6:	461f      	mov	r7, r3
 800aaf8:	4605      	mov	r5, r0
 800aafa:	f000 fd31 	bl	800b560 <_localeconv_r>
 800aafe:	6803      	ldr	r3, [r0, #0]
 800ab00:	9304      	str	r3, [sp, #16]
 800ab02:	4618      	mov	r0, r3
 800ab04:	f7f5 fbec 	bl	80002e0 <strlen>
 800ab08:	2300      	movs	r3, #0
 800ab0a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab0c:	f8d8 3000 	ldr.w	r3, [r8]
 800ab10:	9005      	str	r0, [sp, #20]
 800ab12:	3307      	adds	r3, #7
 800ab14:	f023 0307 	bic.w	r3, r3, #7
 800ab18:	f103 0208 	add.w	r2, r3, #8
 800ab1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ab20:	f8d4 b000 	ldr.w	fp, [r4]
 800ab24:	f8c8 2000 	str.w	r2, [r8]
 800ab28:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ab30:	9307      	str	r3, [sp, #28]
 800ab32:	f8cd 8018 	str.w	r8, [sp, #24]
 800ab36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ab3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab3e:	4b9c      	ldr	r3, [pc, #624]	@ (800adb0 <_printf_float+0x2c8>)
 800ab40:	f04f 32ff 	mov.w	r2, #4294967295
 800ab44:	f7f6 f82a 	bl	8000b9c <__aeabi_dcmpun>
 800ab48:	bb70      	cbnz	r0, 800aba8 <_printf_float+0xc0>
 800ab4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab4e:	4b98      	ldr	r3, [pc, #608]	@ (800adb0 <_printf_float+0x2c8>)
 800ab50:	f04f 32ff 	mov.w	r2, #4294967295
 800ab54:	f7f6 f804 	bl	8000b60 <__aeabi_dcmple>
 800ab58:	bb30      	cbnz	r0, 800aba8 <_printf_float+0xc0>
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	4640      	mov	r0, r8
 800ab60:	4649      	mov	r1, r9
 800ab62:	f7f5 fff3 	bl	8000b4c <__aeabi_dcmplt>
 800ab66:	b110      	cbz	r0, 800ab6e <_printf_float+0x86>
 800ab68:	232d      	movs	r3, #45	@ 0x2d
 800ab6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab6e:	4a91      	ldr	r2, [pc, #580]	@ (800adb4 <_printf_float+0x2cc>)
 800ab70:	4b91      	ldr	r3, [pc, #580]	@ (800adb8 <_printf_float+0x2d0>)
 800ab72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ab76:	bf94      	ite	ls
 800ab78:	4690      	movls	r8, r2
 800ab7a:	4698      	movhi	r8, r3
 800ab7c:	2303      	movs	r3, #3
 800ab7e:	6123      	str	r3, [r4, #16]
 800ab80:	f02b 0304 	bic.w	r3, fp, #4
 800ab84:	6023      	str	r3, [r4, #0]
 800ab86:	f04f 0900 	mov.w	r9, #0
 800ab8a:	9700      	str	r7, [sp, #0]
 800ab8c:	4633      	mov	r3, r6
 800ab8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ab90:	4621      	mov	r1, r4
 800ab92:	4628      	mov	r0, r5
 800ab94:	f000 f9d2 	bl	800af3c <_printf_common>
 800ab98:	3001      	adds	r0, #1
 800ab9a:	f040 808d 	bne.w	800acb8 <_printf_float+0x1d0>
 800ab9e:	f04f 30ff 	mov.w	r0, #4294967295
 800aba2:	b00d      	add	sp, #52	@ 0x34
 800aba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aba8:	4642      	mov	r2, r8
 800abaa:	464b      	mov	r3, r9
 800abac:	4640      	mov	r0, r8
 800abae:	4649      	mov	r1, r9
 800abb0:	f7f5 fff4 	bl	8000b9c <__aeabi_dcmpun>
 800abb4:	b140      	cbz	r0, 800abc8 <_printf_float+0xe0>
 800abb6:	464b      	mov	r3, r9
 800abb8:	2b00      	cmp	r3, #0
 800abba:	bfbc      	itt	lt
 800abbc:	232d      	movlt	r3, #45	@ 0x2d
 800abbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800abc2:	4a7e      	ldr	r2, [pc, #504]	@ (800adbc <_printf_float+0x2d4>)
 800abc4:	4b7e      	ldr	r3, [pc, #504]	@ (800adc0 <_printf_float+0x2d8>)
 800abc6:	e7d4      	b.n	800ab72 <_printf_float+0x8a>
 800abc8:	6863      	ldr	r3, [r4, #4]
 800abca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800abce:	9206      	str	r2, [sp, #24]
 800abd0:	1c5a      	adds	r2, r3, #1
 800abd2:	d13b      	bne.n	800ac4c <_printf_float+0x164>
 800abd4:	2306      	movs	r3, #6
 800abd6:	6063      	str	r3, [r4, #4]
 800abd8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800abdc:	2300      	movs	r3, #0
 800abde:	6022      	str	r2, [r4, #0]
 800abe0:	9303      	str	r3, [sp, #12]
 800abe2:	ab0a      	add	r3, sp, #40	@ 0x28
 800abe4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800abe8:	ab09      	add	r3, sp, #36	@ 0x24
 800abea:	9300      	str	r3, [sp, #0]
 800abec:	6861      	ldr	r1, [r4, #4]
 800abee:	ec49 8b10 	vmov	d0, r8, r9
 800abf2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800abf6:	4628      	mov	r0, r5
 800abf8:	f7ff fed6 	bl	800a9a8 <__cvt>
 800abfc:	9b06      	ldr	r3, [sp, #24]
 800abfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac00:	2b47      	cmp	r3, #71	@ 0x47
 800ac02:	4680      	mov	r8, r0
 800ac04:	d129      	bne.n	800ac5a <_printf_float+0x172>
 800ac06:	1cc8      	adds	r0, r1, #3
 800ac08:	db02      	blt.n	800ac10 <_printf_float+0x128>
 800ac0a:	6863      	ldr	r3, [r4, #4]
 800ac0c:	4299      	cmp	r1, r3
 800ac0e:	dd41      	ble.n	800ac94 <_printf_float+0x1ac>
 800ac10:	f1aa 0a02 	sub.w	sl, sl, #2
 800ac14:	fa5f fa8a 	uxtb.w	sl, sl
 800ac18:	3901      	subs	r1, #1
 800ac1a:	4652      	mov	r2, sl
 800ac1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ac20:	9109      	str	r1, [sp, #36]	@ 0x24
 800ac22:	f7ff ff26 	bl	800aa72 <__exponent>
 800ac26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac28:	1813      	adds	r3, r2, r0
 800ac2a:	2a01      	cmp	r2, #1
 800ac2c:	4681      	mov	r9, r0
 800ac2e:	6123      	str	r3, [r4, #16]
 800ac30:	dc02      	bgt.n	800ac38 <_printf_float+0x150>
 800ac32:	6822      	ldr	r2, [r4, #0]
 800ac34:	07d2      	lsls	r2, r2, #31
 800ac36:	d501      	bpl.n	800ac3c <_printf_float+0x154>
 800ac38:	3301      	adds	r3, #1
 800ac3a:	6123      	str	r3, [r4, #16]
 800ac3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d0a2      	beq.n	800ab8a <_printf_float+0xa2>
 800ac44:	232d      	movs	r3, #45	@ 0x2d
 800ac46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac4a:	e79e      	b.n	800ab8a <_printf_float+0xa2>
 800ac4c:	9a06      	ldr	r2, [sp, #24]
 800ac4e:	2a47      	cmp	r2, #71	@ 0x47
 800ac50:	d1c2      	bne.n	800abd8 <_printf_float+0xf0>
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d1c0      	bne.n	800abd8 <_printf_float+0xf0>
 800ac56:	2301      	movs	r3, #1
 800ac58:	e7bd      	b.n	800abd6 <_printf_float+0xee>
 800ac5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac5e:	d9db      	bls.n	800ac18 <_printf_float+0x130>
 800ac60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ac64:	d118      	bne.n	800ac98 <_printf_float+0x1b0>
 800ac66:	2900      	cmp	r1, #0
 800ac68:	6863      	ldr	r3, [r4, #4]
 800ac6a:	dd0b      	ble.n	800ac84 <_printf_float+0x19c>
 800ac6c:	6121      	str	r1, [r4, #16]
 800ac6e:	b913      	cbnz	r3, 800ac76 <_printf_float+0x18e>
 800ac70:	6822      	ldr	r2, [r4, #0]
 800ac72:	07d0      	lsls	r0, r2, #31
 800ac74:	d502      	bpl.n	800ac7c <_printf_float+0x194>
 800ac76:	3301      	adds	r3, #1
 800ac78:	440b      	add	r3, r1
 800ac7a:	6123      	str	r3, [r4, #16]
 800ac7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ac7e:	f04f 0900 	mov.w	r9, #0
 800ac82:	e7db      	b.n	800ac3c <_printf_float+0x154>
 800ac84:	b913      	cbnz	r3, 800ac8c <_printf_float+0x1a4>
 800ac86:	6822      	ldr	r2, [r4, #0]
 800ac88:	07d2      	lsls	r2, r2, #31
 800ac8a:	d501      	bpl.n	800ac90 <_printf_float+0x1a8>
 800ac8c:	3302      	adds	r3, #2
 800ac8e:	e7f4      	b.n	800ac7a <_printf_float+0x192>
 800ac90:	2301      	movs	r3, #1
 800ac92:	e7f2      	b.n	800ac7a <_printf_float+0x192>
 800ac94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ac98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac9a:	4299      	cmp	r1, r3
 800ac9c:	db05      	blt.n	800acaa <_printf_float+0x1c2>
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	6121      	str	r1, [r4, #16]
 800aca2:	07d8      	lsls	r0, r3, #31
 800aca4:	d5ea      	bpl.n	800ac7c <_printf_float+0x194>
 800aca6:	1c4b      	adds	r3, r1, #1
 800aca8:	e7e7      	b.n	800ac7a <_printf_float+0x192>
 800acaa:	2900      	cmp	r1, #0
 800acac:	bfd4      	ite	le
 800acae:	f1c1 0202 	rsble	r2, r1, #2
 800acb2:	2201      	movgt	r2, #1
 800acb4:	4413      	add	r3, r2
 800acb6:	e7e0      	b.n	800ac7a <_printf_float+0x192>
 800acb8:	6823      	ldr	r3, [r4, #0]
 800acba:	055a      	lsls	r2, r3, #21
 800acbc:	d407      	bmi.n	800acce <_printf_float+0x1e6>
 800acbe:	6923      	ldr	r3, [r4, #16]
 800acc0:	4642      	mov	r2, r8
 800acc2:	4631      	mov	r1, r6
 800acc4:	4628      	mov	r0, r5
 800acc6:	47b8      	blx	r7
 800acc8:	3001      	adds	r0, #1
 800acca:	d12b      	bne.n	800ad24 <_printf_float+0x23c>
 800accc:	e767      	b.n	800ab9e <_printf_float+0xb6>
 800acce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800acd2:	f240 80dd 	bls.w	800ae90 <_printf_float+0x3a8>
 800acd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800acda:	2200      	movs	r2, #0
 800acdc:	2300      	movs	r3, #0
 800acde:	f7f5 ff2b 	bl	8000b38 <__aeabi_dcmpeq>
 800ace2:	2800      	cmp	r0, #0
 800ace4:	d033      	beq.n	800ad4e <_printf_float+0x266>
 800ace6:	4a37      	ldr	r2, [pc, #220]	@ (800adc4 <_printf_float+0x2dc>)
 800ace8:	2301      	movs	r3, #1
 800acea:	4631      	mov	r1, r6
 800acec:	4628      	mov	r0, r5
 800acee:	47b8      	blx	r7
 800acf0:	3001      	adds	r0, #1
 800acf2:	f43f af54 	beq.w	800ab9e <_printf_float+0xb6>
 800acf6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800acfa:	4543      	cmp	r3, r8
 800acfc:	db02      	blt.n	800ad04 <_printf_float+0x21c>
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	07d8      	lsls	r0, r3, #31
 800ad02:	d50f      	bpl.n	800ad24 <_printf_float+0x23c>
 800ad04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad08:	4631      	mov	r1, r6
 800ad0a:	4628      	mov	r0, r5
 800ad0c:	47b8      	blx	r7
 800ad0e:	3001      	adds	r0, #1
 800ad10:	f43f af45 	beq.w	800ab9e <_printf_float+0xb6>
 800ad14:	f04f 0900 	mov.w	r9, #0
 800ad18:	f108 38ff 	add.w	r8, r8, #4294967295
 800ad1c:	f104 0a1a 	add.w	sl, r4, #26
 800ad20:	45c8      	cmp	r8, r9
 800ad22:	dc09      	bgt.n	800ad38 <_printf_float+0x250>
 800ad24:	6823      	ldr	r3, [r4, #0]
 800ad26:	079b      	lsls	r3, r3, #30
 800ad28:	f100 8103 	bmi.w	800af32 <_printf_float+0x44a>
 800ad2c:	68e0      	ldr	r0, [r4, #12]
 800ad2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad30:	4298      	cmp	r0, r3
 800ad32:	bfb8      	it	lt
 800ad34:	4618      	movlt	r0, r3
 800ad36:	e734      	b.n	800aba2 <_printf_float+0xba>
 800ad38:	2301      	movs	r3, #1
 800ad3a:	4652      	mov	r2, sl
 800ad3c:	4631      	mov	r1, r6
 800ad3e:	4628      	mov	r0, r5
 800ad40:	47b8      	blx	r7
 800ad42:	3001      	adds	r0, #1
 800ad44:	f43f af2b 	beq.w	800ab9e <_printf_float+0xb6>
 800ad48:	f109 0901 	add.w	r9, r9, #1
 800ad4c:	e7e8      	b.n	800ad20 <_printf_float+0x238>
 800ad4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	dc39      	bgt.n	800adc8 <_printf_float+0x2e0>
 800ad54:	4a1b      	ldr	r2, [pc, #108]	@ (800adc4 <_printf_float+0x2dc>)
 800ad56:	2301      	movs	r3, #1
 800ad58:	4631      	mov	r1, r6
 800ad5a:	4628      	mov	r0, r5
 800ad5c:	47b8      	blx	r7
 800ad5e:	3001      	adds	r0, #1
 800ad60:	f43f af1d 	beq.w	800ab9e <_printf_float+0xb6>
 800ad64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ad68:	ea59 0303 	orrs.w	r3, r9, r3
 800ad6c:	d102      	bne.n	800ad74 <_printf_float+0x28c>
 800ad6e:	6823      	ldr	r3, [r4, #0]
 800ad70:	07d9      	lsls	r1, r3, #31
 800ad72:	d5d7      	bpl.n	800ad24 <_printf_float+0x23c>
 800ad74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad78:	4631      	mov	r1, r6
 800ad7a:	4628      	mov	r0, r5
 800ad7c:	47b8      	blx	r7
 800ad7e:	3001      	adds	r0, #1
 800ad80:	f43f af0d 	beq.w	800ab9e <_printf_float+0xb6>
 800ad84:	f04f 0a00 	mov.w	sl, #0
 800ad88:	f104 0b1a 	add.w	fp, r4, #26
 800ad8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad8e:	425b      	negs	r3, r3
 800ad90:	4553      	cmp	r3, sl
 800ad92:	dc01      	bgt.n	800ad98 <_printf_float+0x2b0>
 800ad94:	464b      	mov	r3, r9
 800ad96:	e793      	b.n	800acc0 <_printf_float+0x1d8>
 800ad98:	2301      	movs	r3, #1
 800ad9a:	465a      	mov	r2, fp
 800ad9c:	4631      	mov	r1, r6
 800ad9e:	4628      	mov	r0, r5
 800ada0:	47b8      	blx	r7
 800ada2:	3001      	adds	r0, #1
 800ada4:	f43f aefb 	beq.w	800ab9e <_printf_float+0xb6>
 800ada8:	f10a 0a01 	add.w	sl, sl, #1
 800adac:	e7ee      	b.n	800ad8c <_printf_float+0x2a4>
 800adae:	bf00      	nop
 800adb0:	7fefffff 	.word	0x7fefffff
 800adb4:	08016201 	.word	0x08016201
 800adb8:	08016205 	.word	0x08016205
 800adbc:	08016209 	.word	0x08016209
 800adc0:	0801620d 	.word	0x0801620d
 800adc4:	08016211 	.word	0x08016211
 800adc8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800adca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800adce:	4553      	cmp	r3, sl
 800add0:	bfa8      	it	ge
 800add2:	4653      	movge	r3, sl
 800add4:	2b00      	cmp	r3, #0
 800add6:	4699      	mov	r9, r3
 800add8:	dc36      	bgt.n	800ae48 <_printf_float+0x360>
 800adda:	f04f 0b00 	mov.w	fp, #0
 800adde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ade2:	f104 021a 	add.w	r2, r4, #26
 800ade6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ade8:	9306      	str	r3, [sp, #24]
 800adea:	eba3 0309 	sub.w	r3, r3, r9
 800adee:	455b      	cmp	r3, fp
 800adf0:	dc31      	bgt.n	800ae56 <_printf_float+0x36e>
 800adf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adf4:	459a      	cmp	sl, r3
 800adf6:	dc3a      	bgt.n	800ae6e <_printf_float+0x386>
 800adf8:	6823      	ldr	r3, [r4, #0]
 800adfa:	07da      	lsls	r2, r3, #31
 800adfc:	d437      	bmi.n	800ae6e <_printf_float+0x386>
 800adfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae00:	ebaa 0903 	sub.w	r9, sl, r3
 800ae04:	9b06      	ldr	r3, [sp, #24]
 800ae06:	ebaa 0303 	sub.w	r3, sl, r3
 800ae0a:	4599      	cmp	r9, r3
 800ae0c:	bfa8      	it	ge
 800ae0e:	4699      	movge	r9, r3
 800ae10:	f1b9 0f00 	cmp.w	r9, #0
 800ae14:	dc33      	bgt.n	800ae7e <_printf_float+0x396>
 800ae16:	f04f 0800 	mov.w	r8, #0
 800ae1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae1e:	f104 0b1a 	add.w	fp, r4, #26
 800ae22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae24:	ebaa 0303 	sub.w	r3, sl, r3
 800ae28:	eba3 0309 	sub.w	r3, r3, r9
 800ae2c:	4543      	cmp	r3, r8
 800ae2e:	f77f af79 	ble.w	800ad24 <_printf_float+0x23c>
 800ae32:	2301      	movs	r3, #1
 800ae34:	465a      	mov	r2, fp
 800ae36:	4631      	mov	r1, r6
 800ae38:	4628      	mov	r0, r5
 800ae3a:	47b8      	blx	r7
 800ae3c:	3001      	adds	r0, #1
 800ae3e:	f43f aeae 	beq.w	800ab9e <_printf_float+0xb6>
 800ae42:	f108 0801 	add.w	r8, r8, #1
 800ae46:	e7ec      	b.n	800ae22 <_printf_float+0x33a>
 800ae48:	4642      	mov	r2, r8
 800ae4a:	4631      	mov	r1, r6
 800ae4c:	4628      	mov	r0, r5
 800ae4e:	47b8      	blx	r7
 800ae50:	3001      	adds	r0, #1
 800ae52:	d1c2      	bne.n	800adda <_printf_float+0x2f2>
 800ae54:	e6a3      	b.n	800ab9e <_printf_float+0xb6>
 800ae56:	2301      	movs	r3, #1
 800ae58:	4631      	mov	r1, r6
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	9206      	str	r2, [sp, #24]
 800ae5e:	47b8      	blx	r7
 800ae60:	3001      	adds	r0, #1
 800ae62:	f43f ae9c 	beq.w	800ab9e <_printf_float+0xb6>
 800ae66:	9a06      	ldr	r2, [sp, #24]
 800ae68:	f10b 0b01 	add.w	fp, fp, #1
 800ae6c:	e7bb      	b.n	800ade6 <_printf_float+0x2fe>
 800ae6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae72:	4631      	mov	r1, r6
 800ae74:	4628      	mov	r0, r5
 800ae76:	47b8      	blx	r7
 800ae78:	3001      	adds	r0, #1
 800ae7a:	d1c0      	bne.n	800adfe <_printf_float+0x316>
 800ae7c:	e68f      	b.n	800ab9e <_printf_float+0xb6>
 800ae7e:	9a06      	ldr	r2, [sp, #24]
 800ae80:	464b      	mov	r3, r9
 800ae82:	4442      	add	r2, r8
 800ae84:	4631      	mov	r1, r6
 800ae86:	4628      	mov	r0, r5
 800ae88:	47b8      	blx	r7
 800ae8a:	3001      	adds	r0, #1
 800ae8c:	d1c3      	bne.n	800ae16 <_printf_float+0x32e>
 800ae8e:	e686      	b.n	800ab9e <_printf_float+0xb6>
 800ae90:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae94:	f1ba 0f01 	cmp.w	sl, #1
 800ae98:	dc01      	bgt.n	800ae9e <_printf_float+0x3b6>
 800ae9a:	07db      	lsls	r3, r3, #31
 800ae9c:	d536      	bpl.n	800af0c <_printf_float+0x424>
 800ae9e:	2301      	movs	r3, #1
 800aea0:	4642      	mov	r2, r8
 800aea2:	4631      	mov	r1, r6
 800aea4:	4628      	mov	r0, r5
 800aea6:	47b8      	blx	r7
 800aea8:	3001      	adds	r0, #1
 800aeaa:	f43f ae78 	beq.w	800ab9e <_printf_float+0xb6>
 800aeae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aeb2:	4631      	mov	r1, r6
 800aeb4:	4628      	mov	r0, r5
 800aeb6:	47b8      	blx	r7
 800aeb8:	3001      	adds	r0, #1
 800aeba:	f43f ae70 	beq.w	800ab9e <_printf_float+0xb6>
 800aebe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aec2:	2200      	movs	r2, #0
 800aec4:	2300      	movs	r3, #0
 800aec6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aeca:	f7f5 fe35 	bl	8000b38 <__aeabi_dcmpeq>
 800aece:	b9c0      	cbnz	r0, 800af02 <_printf_float+0x41a>
 800aed0:	4653      	mov	r3, sl
 800aed2:	f108 0201 	add.w	r2, r8, #1
 800aed6:	4631      	mov	r1, r6
 800aed8:	4628      	mov	r0, r5
 800aeda:	47b8      	blx	r7
 800aedc:	3001      	adds	r0, #1
 800aede:	d10c      	bne.n	800aefa <_printf_float+0x412>
 800aee0:	e65d      	b.n	800ab9e <_printf_float+0xb6>
 800aee2:	2301      	movs	r3, #1
 800aee4:	465a      	mov	r2, fp
 800aee6:	4631      	mov	r1, r6
 800aee8:	4628      	mov	r0, r5
 800aeea:	47b8      	blx	r7
 800aeec:	3001      	adds	r0, #1
 800aeee:	f43f ae56 	beq.w	800ab9e <_printf_float+0xb6>
 800aef2:	f108 0801 	add.w	r8, r8, #1
 800aef6:	45d0      	cmp	r8, sl
 800aef8:	dbf3      	blt.n	800aee2 <_printf_float+0x3fa>
 800aefa:	464b      	mov	r3, r9
 800aefc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800af00:	e6df      	b.n	800acc2 <_printf_float+0x1da>
 800af02:	f04f 0800 	mov.w	r8, #0
 800af06:	f104 0b1a 	add.w	fp, r4, #26
 800af0a:	e7f4      	b.n	800aef6 <_printf_float+0x40e>
 800af0c:	2301      	movs	r3, #1
 800af0e:	4642      	mov	r2, r8
 800af10:	e7e1      	b.n	800aed6 <_printf_float+0x3ee>
 800af12:	2301      	movs	r3, #1
 800af14:	464a      	mov	r2, r9
 800af16:	4631      	mov	r1, r6
 800af18:	4628      	mov	r0, r5
 800af1a:	47b8      	blx	r7
 800af1c:	3001      	adds	r0, #1
 800af1e:	f43f ae3e 	beq.w	800ab9e <_printf_float+0xb6>
 800af22:	f108 0801 	add.w	r8, r8, #1
 800af26:	68e3      	ldr	r3, [r4, #12]
 800af28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af2a:	1a5b      	subs	r3, r3, r1
 800af2c:	4543      	cmp	r3, r8
 800af2e:	dcf0      	bgt.n	800af12 <_printf_float+0x42a>
 800af30:	e6fc      	b.n	800ad2c <_printf_float+0x244>
 800af32:	f04f 0800 	mov.w	r8, #0
 800af36:	f104 0919 	add.w	r9, r4, #25
 800af3a:	e7f4      	b.n	800af26 <_printf_float+0x43e>

0800af3c <_printf_common>:
 800af3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af40:	4616      	mov	r6, r2
 800af42:	4698      	mov	r8, r3
 800af44:	688a      	ldr	r2, [r1, #8]
 800af46:	690b      	ldr	r3, [r1, #16]
 800af48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800af4c:	4293      	cmp	r3, r2
 800af4e:	bfb8      	it	lt
 800af50:	4613      	movlt	r3, r2
 800af52:	6033      	str	r3, [r6, #0]
 800af54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800af58:	4607      	mov	r7, r0
 800af5a:	460c      	mov	r4, r1
 800af5c:	b10a      	cbz	r2, 800af62 <_printf_common+0x26>
 800af5e:	3301      	adds	r3, #1
 800af60:	6033      	str	r3, [r6, #0]
 800af62:	6823      	ldr	r3, [r4, #0]
 800af64:	0699      	lsls	r1, r3, #26
 800af66:	bf42      	ittt	mi
 800af68:	6833      	ldrmi	r3, [r6, #0]
 800af6a:	3302      	addmi	r3, #2
 800af6c:	6033      	strmi	r3, [r6, #0]
 800af6e:	6825      	ldr	r5, [r4, #0]
 800af70:	f015 0506 	ands.w	r5, r5, #6
 800af74:	d106      	bne.n	800af84 <_printf_common+0x48>
 800af76:	f104 0a19 	add.w	sl, r4, #25
 800af7a:	68e3      	ldr	r3, [r4, #12]
 800af7c:	6832      	ldr	r2, [r6, #0]
 800af7e:	1a9b      	subs	r3, r3, r2
 800af80:	42ab      	cmp	r3, r5
 800af82:	dc26      	bgt.n	800afd2 <_printf_common+0x96>
 800af84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800af88:	6822      	ldr	r2, [r4, #0]
 800af8a:	3b00      	subs	r3, #0
 800af8c:	bf18      	it	ne
 800af8e:	2301      	movne	r3, #1
 800af90:	0692      	lsls	r2, r2, #26
 800af92:	d42b      	bmi.n	800afec <_printf_common+0xb0>
 800af94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af98:	4641      	mov	r1, r8
 800af9a:	4638      	mov	r0, r7
 800af9c:	47c8      	blx	r9
 800af9e:	3001      	adds	r0, #1
 800afa0:	d01e      	beq.n	800afe0 <_printf_common+0xa4>
 800afa2:	6823      	ldr	r3, [r4, #0]
 800afa4:	6922      	ldr	r2, [r4, #16]
 800afa6:	f003 0306 	and.w	r3, r3, #6
 800afaa:	2b04      	cmp	r3, #4
 800afac:	bf02      	ittt	eq
 800afae:	68e5      	ldreq	r5, [r4, #12]
 800afb0:	6833      	ldreq	r3, [r6, #0]
 800afb2:	1aed      	subeq	r5, r5, r3
 800afb4:	68a3      	ldr	r3, [r4, #8]
 800afb6:	bf0c      	ite	eq
 800afb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800afbc:	2500      	movne	r5, #0
 800afbe:	4293      	cmp	r3, r2
 800afc0:	bfc4      	itt	gt
 800afc2:	1a9b      	subgt	r3, r3, r2
 800afc4:	18ed      	addgt	r5, r5, r3
 800afc6:	2600      	movs	r6, #0
 800afc8:	341a      	adds	r4, #26
 800afca:	42b5      	cmp	r5, r6
 800afcc:	d11a      	bne.n	800b004 <_printf_common+0xc8>
 800afce:	2000      	movs	r0, #0
 800afd0:	e008      	b.n	800afe4 <_printf_common+0xa8>
 800afd2:	2301      	movs	r3, #1
 800afd4:	4652      	mov	r2, sl
 800afd6:	4641      	mov	r1, r8
 800afd8:	4638      	mov	r0, r7
 800afda:	47c8      	blx	r9
 800afdc:	3001      	adds	r0, #1
 800afde:	d103      	bne.n	800afe8 <_printf_common+0xac>
 800afe0:	f04f 30ff 	mov.w	r0, #4294967295
 800afe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afe8:	3501      	adds	r5, #1
 800afea:	e7c6      	b.n	800af7a <_printf_common+0x3e>
 800afec:	18e1      	adds	r1, r4, r3
 800afee:	1c5a      	adds	r2, r3, #1
 800aff0:	2030      	movs	r0, #48	@ 0x30
 800aff2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aff6:	4422      	add	r2, r4
 800aff8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800affc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b000:	3302      	adds	r3, #2
 800b002:	e7c7      	b.n	800af94 <_printf_common+0x58>
 800b004:	2301      	movs	r3, #1
 800b006:	4622      	mov	r2, r4
 800b008:	4641      	mov	r1, r8
 800b00a:	4638      	mov	r0, r7
 800b00c:	47c8      	blx	r9
 800b00e:	3001      	adds	r0, #1
 800b010:	d0e6      	beq.n	800afe0 <_printf_common+0xa4>
 800b012:	3601      	adds	r6, #1
 800b014:	e7d9      	b.n	800afca <_printf_common+0x8e>
	...

0800b018 <_printf_i>:
 800b018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b01c:	7e0f      	ldrb	r7, [r1, #24]
 800b01e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b020:	2f78      	cmp	r7, #120	@ 0x78
 800b022:	4691      	mov	r9, r2
 800b024:	4680      	mov	r8, r0
 800b026:	460c      	mov	r4, r1
 800b028:	469a      	mov	sl, r3
 800b02a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b02e:	d807      	bhi.n	800b040 <_printf_i+0x28>
 800b030:	2f62      	cmp	r7, #98	@ 0x62
 800b032:	d80a      	bhi.n	800b04a <_printf_i+0x32>
 800b034:	2f00      	cmp	r7, #0
 800b036:	f000 80d2 	beq.w	800b1de <_printf_i+0x1c6>
 800b03a:	2f58      	cmp	r7, #88	@ 0x58
 800b03c:	f000 80b9 	beq.w	800b1b2 <_printf_i+0x19a>
 800b040:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b044:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b048:	e03a      	b.n	800b0c0 <_printf_i+0xa8>
 800b04a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b04e:	2b15      	cmp	r3, #21
 800b050:	d8f6      	bhi.n	800b040 <_printf_i+0x28>
 800b052:	a101      	add	r1, pc, #4	@ (adr r1, 800b058 <_printf_i+0x40>)
 800b054:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b058:	0800b0b1 	.word	0x0800b0b1
 800b05c:	0800b0c5 	.word	0x0800b0c5
 800b060:	0800b041 	.word	0x0800b041
 800b064:	0800b041 	.word	0x0800b041
 800b068:	0800b041 	.word	0x0800b041
 800b06c:	0800b041 	.word	0x0800b041
 800b070:	0800b0c5 	.word	0x0800b0c5
 800b074:	0800b041 	.word	0x0800b041
 800b078:	0800b041 	.word	0x0800b041
 800b07c:	0800b041 	.word	0x0800b041
 800b080:	0800b041 	.word	0x0800b041
 800b084:	0800b1c5 	.word	0x0800b1c5
 800b088:	0800b0ef 	.word	0x0800b0ef
 800b08c:	0800b17f 	.word	0x0800b17f
 800b090:	0800b041 	.word	0x0800b041
 800b094:	0800b041 	.word	0x0800b041
 800b098:	0800b1e7 	.word	0x0800b1e7
 800b09c:	0800b041 	.word	0x0800b041
 800b0a0:	0800b0ef 	.word	0x0800b0ef
 800b0a4:	0800b041 	.word	0x0800b041
 800b0a8:	0800b041 	.word	0x0800b041
 800b0ac:	0800b187 	.word	0x0800b187
 800b0b0:	6833      	ldr	r3, [r6, #0]
 800b0b2:	1d1a      	adds	r2, r3, #4
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	6032      	str	r2, [r6, #0]
 800b0b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e09d      	b.n	800b200 <_printf_i+0x1e8>
 800b0c4:	6833      	ldr	r3, [r6, #0]
 800b0c6:	6820      	ldr	r0, [r4, #0]
 800b0c8:	1d19      	adds	r1, r3, #4
 800b0ca:	6031      	str	r1, [r6, #0]
 800b0cc:	0606      	lsls	r6, r0, #24
 800b0ce:	d501      	bpl.n	800b0d4 <_printf_i+0xbc>
 800b0d0:	681d      	ldr	r5, [r3, #0]
 800b0d2:	e003      	b.n	800b0dc <_printf_i+0xc4>
 800b0d4:	0645      	lsls	r5, r0, #25
 800b0d6:	d5fb      	bpl.n	800b0d0 <_printf_i+0xb8>
 800b0d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b0dc:	2d00      	cmp	r5, #0
 800b0de:	da03      	bge.n	800b0e8 <_printf_i+0xd0>
 800b0e0:	232d      	movs	r3, #45	@ 0x2d
 800b0e2:	426d      	negs	r5, r5
 800b0e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0e8:	4859      	ldr	r0, [pc, #356]	@ (800b250 <_printf_i+0x238>)
 800b0ea:	230a      	movs	r3, #10
 800b0ec:	e011      	b.n	800b112 <_printf_i+0xfa>
 800b0ee:	6821      	ldr	r1, [r4, #0]
 800b0f0:	6833      	ldr	r3, [r6, #0]
 800b0f2:	0608      	lsls	r0, r1, #24
 800b0f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b0f8:	d402      	bmi.n	800b100 <_printf_i+0xe8>
 800b0fa:	0649      	lsls	r1, r1, #25
 800b0fc:	bf48      	it	mi
 800b0fe:	b2ad      	uxthmi	r5, r5
 800b100:	2f6f      	cmp	r7, #111	@ 0x6f
 800b102:	4853      	ldr	r0, [pc, #332]	@ (800b250 <_printf_i+0x238>)
 800b104:	6033      	str	r3, [r6, #0]
 800b106:	bf14      	ite	ne
 800b108:	230a      	movne	r3, #10
 800b10a:	2308      	moveq	r3, #8
 800b10c:	2100      	movs	r1, #0
 800b10e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b112:	6866      	ldr	r6, [r4, #4]
 800b114:	60a6      	str	r6, [r4, #8]
 800b116:	2e00      	cmp	r6, #0
 800b118:	bfa2      	ittt	ge
 800b11a:	6821      	ldrge	r1, [r4, #0]
 800b11c:	f021 0104 	bicge.w	r1, r1, #4
 800b120:	6021      	strge	r1, [r4, #0]
 800b122:	b90d      	cbnz	r5, 800b128 <_printf_i+0x110>
 800b124:	2e00      	cmp	r6, #0
 800b126:	d04b      	beq.n	800b1c0 <_printf_i+0x1a8>
 800b128:	4616      	mov	r6, r2
 800b12a:	fbb5 f1f3 	udiv	r1, r5, r3
 800b12e:	fb03 5711 	mls	r7, r3, r1, r5
 800b132:	5dc7      	ldrb	r7, [r0, r7]
 800b134:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b138:	462f      	mov	r7, r5
 800b13a:	42bb      	cmp	r3, r7
 800b13c:	460d      	mov	r5, r1
 800b13e:	d9f4      	bls.n	800b12a <_printf_i+0x112>
 800b140:	2b08      	cmp	r3, #8
 800b142:	d10b      	bne.n	800b15c <_printf_i+0x144>
 800b144:	6823      	ldr	r3, [r4, #0]
 800b146:	07df      	lsls	r7, r3, #31
 800b148:	d508      	bpl.n	800b15c <_printf_i+0x144>
 800b14a:	6923      	ldr	r3, [r4, #16]
 800b14c:	6861      	ldr	r1, [r4, #4]
 800b14e:	4299      	cmp	r1, r3
 800b150:	bfde      	ittt	le
 800b152:	2330      	movle	r3, #48	@ 0x30
 800b154:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b158:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b15c:	1b92      	subs	r2, r2, r6
 800b15e:	6122      	str	r2, [r4, #16]
 800b160:	f8cd a000 	str.w	sl, [sp]
 800b164:	464b      	mov	r3, r9
 800b166:	aa03      	add	r2, sp, #12
 800b168:	4621      	mov	r1, r4
 800b16a:	4640      	mov	r0, r8
 800b16c:	f7ff fee6 	bl	800af3c <_printf_common>
 800b170:	3001      	adds	r0, #1
 800b172:	d14a      	bne.n	800b20a <_printf_i+0x1f2>
 800b174:	f04f 30ff 	mov.w	r0, #4294967295
 800b178:	b004      	add	sp, #16
 800b17a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b17e:	6823      	ldr	r3, [r4, #0]
 800b180:	f043 0320 	orr.w	r3, r3, #32
 800b184:	6023      	str	r3, [r4, #0]
 800b186:	4833      	ldr	r0, [pc, #204]	@ (800b254 <_printf_i+0x23c>)
 800b188:	2778      	movs	r7, #120	@ 0x78
 800b18a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b18e:	6823      	ldr	r3, [r4, #0]
 800b190:	6831      	ldr	r1, [r6, #0]
 800b192:	061f      	lsls	r7, r3, #24
 800b194:	f851 5b04 	ldr.w	r5, [r1], #4
 800b198:	d402      	bmi.n	800b1a0 <_printf_i+0x188>
 800b19a:	065f      	lsls	r7, r3, #25
 800b19c:	bf48      	it	mi
 800b19e:	b2ad      	uxthmi	r5, r5
 800b1a0:	6031      	str	r1, [r6, #0]
 800b1a2:	07d9      	lsls	r1, r3, #31
 800b1a4:	bf44      	itt	mi
 800b1a6:	f043 0320 	orrmi.w	r3, r3, #32
 800b1aa:	6023      	strmi	r3, [r4, #0]
 800b1ac:	b11d      	cbz	r5, 800b1b6 <_printf_i+0x19e>
 800b1ae:	2310      	movs	r3, #16
 800b1b0:	e7ac      	b.n	800b10c <_printf_i+0xf4>
 800b1b2:	4827      	ldr	r0, [pc, #156]	@ (800b250 <_printf_i+0x238>)
 800b1b4:	e7e9      	b.n	800b18a <_printf_i+0x172>
 800b1b6:	6823      	ldr	r3, [r4, #0]
 800b1b8:	f023 0320 	bic.w	r3, r3, #32
 800b1bc:	6023      	str	r3, [r4, #0]
 800b1be:	e7f6      	b.n	800b1ae <_printf_i+0x196>
 800b1c0:	4616      	mov	r6, r2
 800b1c2:	e7bd      	b.n	800b140 <_printf_i+0x128>
 800b1c4:	6833      	ldr	r3, [r6, #0]
 800b1c6:	6825      	ldr	r5, [r4, #0]
 800b1c8:	6961      	ldr	r1, [r4, #20]
 800b1ca:	1d18      	adds	r0, r3, #4
 800b1cc:	6030      	str	r0, [r6, #0]
 800b1ce:	062e      	lsls	r6, r5, #24
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	d501      	bpl.n	800b1d8 <_printf_i+0x1c0>
 800b1d4:	6019      	str	r1, [r3, #0]
 800b1d6:	e002      	b.n	800b1de <_printf_i+0x1c6>
 800b1d8:	0668      	lsls	r0, r5, #25
 800b1da:	d5fb      	bpl.n	800b1d4 <_printf_i+0x1bc>
 800b1dc:	8019      	strh	r1, [r3, #0]
 800b1de:	2300      	movs	r3, #0
 800b1e0:	6123      	str	r3, [r4, #16]
 800b1e2:	4616      	mov	r6, r2
 800b1e4:	e7bc      	b.n	800b160 <_printf_i+0x148>
 800b1e6:	6833      	ldr	r3, [r6, #0]
 800b1e8:	1d1a      	adds	r2, r3, #4
 800b1ea:	6032      	str	r2, [r6, #0]
 800b1ec:	681e      	ldr	r6, [r3, #0]
 800b1ee:	6862      	ldr	r2, [r4, #4]
 800b1f0:	2100      	movs	r1, #0
 800b1f2:	4630      	mov	r0, r6
 800b1f4:	f7f5 f824 	bl	8000240 <memchr>
 800b1f8:	b108      	cbz	r0, 800b1fe <_printf_i+0x1e6>
 800b1fa:	1b80      	subs	r0, r0, r6
 800b1fc:	6060      	str	r0, [r4, #4]
 800b1fe:	6863      	ldr	r3, [r4, #4]
 800b200:	6123      	str	r3, [r4, #16]
 800b202:	2300      	movs	r3, #0
 800b204:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b208:	e7aa      	b.n	800b160 <_printf_i+0x148>
 800b20a:	6923      	ldr	r3, [r4, #16]
 800b20c:	4632      	mov	r2, r6
 800b20e:	4649      	mov	r1, r9
 800b210:	4640      	mov	r0, r8
 800b212:	47d0      	blx	sl
 800b214:	3001      	adds	r0, #1
 800b216:	d0ad      	beq.n	800b174 <_printf_i+0x15c>
 800b218:	6823      	ldr	r3, [r4, #0]
 800b21a:	079b      	lsls	r3, r3, #30
 800b21c:	d413      	bmi.n	800b246 <_printf_i+0x22e>
 800b21e:	68e0      	ldr	r0, [r4, #12]
 800b220:	9b03      	ldr	r3, [sp, #12]
 800b222:	4298      	cmp	r0, r3
 800b224:	bfb8      	it	lt
 800b226:	4618      	movlt	r0, r3
 800b228:	e7a6      	b.n	800b178 <_printf_i+0x160>
 800b22a:	2301      	movs	r3, #1
 800b22c:	4632      	mov	r2, r6
 800b22e:	4649      	mov	r1, r9
 800b230:	4640      	mov	r0, r8
 800b232:	47d0      	blx	sl
 800b234:	3001      	adds	r0, #1
 800b236:	d09d      	beq.n	800b174 <_printf_i+0x15c>
 800b238:	3501      	adds	r5, #1
 800b23a:	68e3      	ldr	r3, [r4, #12]
 800b23c:	9903      	ldr	r1, [sp, #12]
 800b23e:	1a5b      	subs	r3, r3, r1
 800b240:	42ab      	cmp	r3, r5
 800b242:	dcf2      	bgt.n	800b22a <_printf_i+0x212>
 800b244:	e7eb      	b.n	800b21e <_printf_i+0x206>
 800b246:	2500      	movs	r5, #0
 800b248:	f104 0619 	add.w	r6, r4, #25
 800b24c:	e7f5      	b.n	800b23a <_printf_i+0x222>
 800b24e:	bf00      	nop
 800b250:	08016213 	.word	0x08016213
 800b254:	08016224 	.word	0x08016224

0800b258 <std>:
 800b258:	2300      	movs	r3, #0
 800b25a:	b510      	push	{r4, lr}
 800b25c:	4604      	mov	r4, r0
 800b25e:	e9c0 3300 	strd	r3, r3, [r0]
 800b262:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b266:	6083      	str	r3, [r0, #8]
 800b268:	8181      	strh	r1, [r0, #12]
 800b26a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b26c:	81c2      	strh	r2, [r0, #14]
 800b26e:	6183      	str	r3, [r0, #24]
 800b270:	4619      	mov	r1, r3
 800b272:	2208      	movs	r2, #8
 800b274:	305c      	adds	r0, #92	@ 0x5c
 800b276:	f000 f92d 	bl	800b4d4 <memset>
 800b27a:	4b0d      	ldr	r3, [pc, #52]	@ (800b2b0 <std+0x58>)
 800b27c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b27e:	4b0d      	ldr	r3, [pc, #52]	@ (800b2b4 <std+0x5c>)
 800b280:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b282:	4b0d      	ldr	r3, [pc, #52]	@ (800b2b8 <std+0x60>)
 800b284:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b286:	4b0d      	ldr	r3, [pc, #52]	@ (800b2bc <std+0x64>)
 800b288:	6323      	str	r3, [r4, #48]	@ 0x30
 800b28a:	4b0d      	ldr	r3, [pc, #52]	@ (800b2c0 <std+0x68>)
 800b28c:	6224      	str	r4, [r4, #32]
 800b28e:	429c      	cmp	r4, r3
 800b290:	d006      	beq.n	800b2a0 <std+0x48>
 800b292:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b296:	4294      	cmp	r4, r2
 800b298:	d002      	beq.n	800b2a0 <std+0x48>
 800b29a:	33d0      	adds	r3, #208	@ 0xd0
 800b29c:	429c      	cmp	r4, r3
 800b29e:	d105      	bne.n	800b2ac <std+0x54>
 800b2a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b2a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2a8:	f000 b9ce 	b.w	800b648 <__retarget_lock_init_recursive>
 800b2ac:	bd10      	pop	{r4, pc}
 800b2ae:	bf00      	nop
 800b2b0:	0800b3dd 	.word	0x0800b3dd
 800b2b4:	0800b3ff 	.word	0x0800b3ff
 800b2b8:	0800b437 	.word	0x0800b437
 800b2bc:	0800b45b 	.word	0x0800b45b
 800b2c0:	20006ac4 	.word	0x20006ac4

0800b2c4 <stdio_exit_handler>:
 800b2c4:	4a02      	ldr	r2, [pc, #8]	@ (800b2d0 <stdio_exit_handler+0xc>)
 800b2c6:	4903      	ldr	r1, [pc, #12]	@ (800b2d4 <stdio_exit_handler+0x10>)
 800b2c8:	4803      	ldr	r0, [pc, #12]	@ (800b2d8 <stdio_exit_handler+0x14>)
 800b2ca:	f000 b869 	b.w	800b3a0 <_fwalk_sglue>
 800b2ce:	bf00      	nop
 800b2d0:	20000058 	.word	0x20000058
 800b2d4:	0800d905 	.word	0x0800d905
 800b2d8:	200001d4 	.word	0x200001d4

0800b2dc <cleanup_stdio>:
 800b2dc:	6841      	ldr	r1, [r0, #4]
 800b2de:	4b0c      	ldr	r3, [pc, #48]	@ (800b310 <cleanup_stdio+0x34>)
 800b2e0:	4299      	cmp	r1, r3
 800b2e2:	b510      	push	{r4, lr}
 800b2e4:	4604      	mov	r4, r0
 800b2e6:	d001      	beq.n	800b2ec <cleanup_stdio+0x10>
 800b2e8:	f002 fb0c 	bl	800d904 <_fflush_r>
 800b2ec:	68a1      	ldr	r1, [r4, #8]
 800b2ee:	4b09      	ldr	r3, [pc, #36]	@ (800b314 <cleanup_stdio+0x38>)
 800b2f0:	4299      	cmp	r1, r3
 800b2f2:	d002      	beq.n	800b2fa <cleanup_stdio+0x1e>
 800b2f4:	4620      	mov	r0, r4
 800b2f6:	f002 fb05 	bl	800d904 <_fflush_r>
 800b2fa:	68e1      	ldr	r1, [r4, #12]
 800b2fc:	4b06      	ldr	r3, [pc, #24]	@ (800b318 <cleanup_stdio+0x3c>)
 800b2fe:	4299      	cmp	r1, r3
 800b300:	d004      	beq.n	800b30c <cleanup_stdio+0x30>
 800b302:	4620      	mov	r0, r4
 800b304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b308:	f002 bafc 	b.w	800d904 <_fflush_r>
 800b30c:	bd10      	pop	{r4, pc}
 800b30e:	bf00      	nop
 800b310:	20006ac4 	.word	0x20006ac4
 800b314:	20006b2c 	.word	0x20006b2c
 800b318:	20006b94 	.word	0x20006b94

0800b31c <global_stdio_init.part.0>:
 800b31c:	b510      	push	{r4, lr}
 800b31e:	4b0b      	ldr	r3, [pc, #44]	@ (800b34c <global_stdio_init.part.0+0x30>)
 800b320:	4c0b      	ldr	r4, [pc, #44]	@ (800b350 <global_stdio_init.part.0+0x34>)
 800b322:	4a0c      	ldr	r2, [pc, #48]	@ (800b354 <global_stdio_init.part.0+0x38>)
 800b324:	601a      	str	r2, [r3, #0]
 800b326:	4620      	mov	r0, r4
 800b328:	2200      	movs	r2, #0
 800b32a:	2104      	movs	r1, #4
 800b32c:	f7ff ff94 	bl	800b258 <std>
 800b330:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b334:	2201      	movs	r2, #1
 800b336:	2109      	movs	r1, #9
 800b338:	f7ff ff8e 	bl	800b258 <std>
 800b33c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b340:	2202      	movs	r2, #2
 800b342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b346:	2112      	movs	r1, #18
 800b348:	f7ff bf86 	b.w	800b258 <std>
 800b34c:	20006bfc 	.word	0x20006bfc
 800b350:	20006ac4 	.word	0x20006ac4
 800b354:	0800b2c5 	.word	0x0800b2c5

0800b358 <__sfp_lock_acquire>:
 800b358:	4801      	ldr	r0, [pc, #4]	@ (800b360 <__sfp_lock_acquire+0x8>)
 800b35a:	f000 b976 	b.w	800b64a <__retarget_lock_acquire_recursive>
 800b35e:	bf00      	nop
 800b360:	20006c05 	.word	0x20006c05

0800b364 <__sfp_lock_release>:
 800b364:	4801      	ldr	r0, [pc, #4]	@ (800b36c <__sfp_lock_release+0x8>)
 800b366:	f000 b971 	b.w	800b64c <__retarget_lock_release_recursive>
 800b36a:	bf00      	nop
 800b36c:	20006c05 	.word	0x20006c05

0800b370 <__sinit>:
 800b370:	b510      	push	{r4, lr}
 800b372:	4604      	mov	r4, r0
 800b374:	f7ff fff0 	bl	800b358 <__sfp_lock_acquire>
 800b378:	6a23      	ldr	r3, [r4, #32]
 800b37a:	b11b      	cbz	r3, 800b384 <__sinit+0x14>
 800b37c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b380:	f7ff bff0 	b.w	800b364 <__sfp_lock_release>
 800b384:	4b04      	ldr	r3, [pc, #16]	@ (800b398 <__sinit+0x28>)
 800b386:	6223      	str	r3, [r4, #32]
 800b388:	4b04      	ldr	r3, [pc, #16]	@ (800b39c <__sinit+0x2c>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d1f5      	bne.n	800b37c <__sinit+0xc>
 800b390:	f7ff ffc4 	bl	800b31c <global_stdio_init.part.0>
 800b394:	e7f2      	b.n	800b37c <__sinit+0xc>
 800b396:	bf00      	nop
 800b398:	0800b2dd 	.word	0x0800b2dd
 800b39c:	20006bfc 	.word	0x20006bfc

0800b3a0 <_fwalk_sglue>:
 800b3a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3a4:	4607      	mov	r7, r0
 800b3a6:	4688      	mov	r8, r1
 800b3a8:	4614      	mov	r4, r2
 800b3aa:	2600      	movs	r6, #0
 800b3ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3b0:	f1b9 0901 	subs.w	r9, r9, #1
 800b3b4:	d505      	bpl.n	800b3c2 <_fwalk_sglue+0x22>
 800b3b6:	6824      	ldr	r4, [r4, #0]
 800b3b8:	2c00      	cmp	r4, #0
 800b3ba:	d1f7      	bne.n	800b3ac <_fwalk_sglue+0xc>
 800b3bc:	4630      	mov	r0, r6
 800b3be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3c2:	89ab      	ldrh	r3, [r5, #12]
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d907      	bls.n	800b3d8 <_fwalk_sglue+0x38>
 800b3c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	d003      	beq.n	800b3d8 <_fwalk_sglue+0x38>
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	4638      	mov	r0, r7
 800b3d4:	47c0      	blx	r8
 800b3d6:	4306      	orrs	r6, r0
 800b3d8:	3568      	adds	r5, #104	@ 0x68
 800b3da:	e7e9      	b.n	800b3b0 <_fwalk_sglue+0x10>

0800b3dc <__sread>:
 800b3dc:	b510      	push	{r4, lr}
 800b3de:	460c      	mov	r4, r1
 800b3e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3e4:	f000 f8e2 	bl	800b5ac <_read_r>
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	bfab      	itete	ge
 800b3ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b3ee:	89a3      	ldrhlt	r3, [r4, #12]
 800b3f0:	181b      	addge	r3, r3, r0
 800b3f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b3f6:	bfac      	ite	ge
 800b3f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b3fa:	81a3      	strhlt	r3, [r4, #12]
 800b3fc:	bd10      	pop	{r4, pc}

0800b3fe <__swrite>:
 800b3fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b402:	461f      	mov	r7, r3
 800b404:	898b      	ldrh	r3, [r1, #12]
 800b406:	05db      	lsls	r3, r3, #23
 800b408:	4605      	mov	r5, r0
 800b40a:	460c      	mov	r4, r1
 800b40c:	4616      	mov	r6, r2
 800b40e:	d505      	bpl.n	800b41c <__swrite+0x1e>
 800b410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b414:	2302      	movs	r3, #2
 800b416:	2200      	movs	r2, #0
 800b418:	f000 f8b6 	bl	800b588 <_lseek_r>
 800b41c:	89a3      	ldrh	r3, [r4, #12]
 800b41e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b422:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b426:	81a3      	strh	r3, [r4, #12]
 800b428:	4632      	mov	r2, r6
 800b42a:	463b      	mov	r3, r7
 800b42c:	4628      	mov	r0, r5
 800b42e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b432:	f000 b8cd 	b.w	800b5d0 <_write_r>

0800b436 <__sseek>:
 800b436:	b510      	push	{r4, lr}
 800b438:	460c      	mov	r4, r1
 800b43a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b43e:	f000 f8a3 	bl	800b588 <_lseek_r>
 800b442:	1c43      	adds	r3, r0, #1
 800b444:	89a3      	ldrh	r3, [r4, #12]
 800b446:	bf15      	itete	ne
 800b448:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b44a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b44e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b452:	81a3      	strheq	r3, [r4, #12]
 800b454:	bf18      	it	ne
 800b456:	81a3      	strhne	r3, [r4, #12]
 800b458:	bd10      	pop	{r4, pc}

0800b45a <__sclose>:
 800b45a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b45e:	f000 b883 	b.w	800b568 <_close_r>

0800b462 <_vsniprintf_r>:
 800b462:	b530      	push	{r4, r5, lr}
 800b464:	4614      	mov	r4, r2
 800b466:	2c00      	cmp	r4, #0
 800b468:	b09b      	sub	sp, #108	@ 0x6c
 800b46a:	4605      	mov	r5, r0
 800b46c:	461a      	mov	r2, r3
 800b46e:	da05      	bge.n	800b47c <_vsniprintf_r+0x1a>
 800b470:	238b      	movs	r3, #139	@ 0x8b
 800b472:	6003      	str	r3, [r0, #0]
 800b474:	f04f 30ff 	mov.w	r0, #4294967295
 800b478:	b01b      	add	sp, #108	@ 0x6c
 800b47a:	bd30      	pop	{r4, r5, pc}
 800b47c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b480:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b484:	bf14      	ite	ne
 800b486:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b48a:	4623      	moveq	r3, r4
 800b48c:	9302      	str	r3, [sp, #8]
 800b48e:	9305      	str	r3, [sp, #20]
 800b490:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b494:	9100      	str	r1, [sp, #0]
 800b496:	9104      	str	r1, [sp, #16]
 800b498:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b49c:	4669      	mov	r1, sp
 800b49e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b4a0:	f002 f8b0 	bl	800d604 <_svfiprintf_r>
 800b4a4:	1c43      	adds	r3, r0, #1
 800b4a6:	bfbc      	itt	lt
 800b4a8:	238b      	movlt	r3, #139	@ 0x8b
 800b4aa:	602b      	strlt	r3, [r5, #0]
 800b4ac:	2c00      	cmp	r4, #0
 800b4ae:	d0e3      	beq.n	800b478 <_vsniprintf_r+0x16>
 800b4b0:	9b00      	ldr	r3, [sp, #0]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	701a      	strb	r2, [r3, #0]
 800b4b6:	e7df      	b.n	800b478 <_vsniprintf_r+0x16>

0800b4b8 <vsniprintf>:
 800b4b8:	b507      	push	{r0, r1, r2, lr}
 800b4ba:	9300      	str	r3, [sp, #0]
 800b4bc:	4613      	mov	r3, r2
 800b4be:	460a      	mov	r2, r1
 800b4c0:	4601      	mov	r1, r0
 800b4c2:	4803      	ldr	r0, [pc, #12]	@ (800b4d0 <vsniprintf+0x18>)
 800b4c4:	6800      	ldr	r0, [r0, #0]
 800b4c6:	f7ff ffcc 	bl	800b462 <_vsniprintf_r>
 800b4ca:	b003      	add	sp, #12
 800b4cc:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4d0:	200001d0 	.word	0x200001d0

0800b4d4 <memset>:
 800b4d4:	4402      	add	r2, r0
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d100      	bne.n	800b4de <memset+0xa>
 800b4dc:	4770      	bx	lr
 800b4de:	f803 1b01 	strb.w	r1, [r3], #1
 800b4e2:	e7f9      	b.n	800b4d8 <memset+0x4>

0800b4e4 <strncmp>:
 800b4e4:	b510      	push	{r4, lr}
 800b4e6:	b16a      	cbz	r2, 800b504 <strncmp+0x20>
 800b4e8:	3901      	subs	r1, #1
 800b4ea:	1884      	adds	r4, r0, r2
 800b4ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4f0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b4f4:	429a      	cmp	r2, r3
 800b4f6:	d103      	bne.n	800b500 <strncmp+0x1c>
 800b4f8:	42a0      	cmp	r0, r4
 800b4fa:	d001      	beq.n	800b500 <strncmp+0x1c>
 800b4fc:	2a00      	cmp	r2, #0
 800b4fe:	d1f5      	bne.n	800b4ec <strncmp+0x8>
 800b500:	1ad0      	subs	r0, r2, r3
 800b502:	bd10      	pop	{r4, pc}
 800b504:	4610      	mov	r0, r2
 800b506:	e7fc      	b.n	800b502 <strncmp+0x1e>

0800b508 <__strtok_r>:
 800b508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b50a:	4604      	mov	r4, r0
 800b50c:	b908      	cbnz	r0, 800b512 <__strtok_r+0xa>
 800b50e:	6814      	ldr	r4, [r2, #0]
 800b510:	b144      	cbz	r4, 800b524 <__strtok_r+0x1c>
 800b512:	4620      	mov	r0, r4
 800b514:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b518:	460f      	mov	r7, r1
 800b51a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b51e:	b91e      	cbnz	r6, 800b528 <__strtok_r+0x20>
 800b520:	b965      	cbnz	r5, 800b53c <__strtok_r+0x34>
 800b522:	6015      	str	r5, [r2, #0]
 800b524:	2000      	movs	r0, #0
 800b526:	e005      	b.n	800b534 <__strtok_r+0x2c>
 800b528:	42b5      	cmp	r5, r6
 800b52a:	d1f6      	bne.n	800b51a <__strtok_r+0x12>
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d1f0      	bne.n	800b512 <__strtok_r+0xa>
 800b530:	6014      	str	r4, [r2, #0]
 800b532:	7003      	strb	r3, [r0, #0]
 800b534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b536:	461c      	mov	r4, r3
 800b538:	e00c      	b.n	800b554 <__strtok_r+0x4c>
 800b53a:	b915      	cbnz	r5, 800b542 <__strtok_r+0x3a>
 800b53c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b540:	460e      	mov	r6, r1
 800b542:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b546:	42ab      	cmp	r3, r5
 800b548:	d1f7      	bne.n	800b53a <__strtok_r+0x32>
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d0f3      	beq.n	800b536 <__strtok_r+0x2e>
 800b54e:	2300      	movs	r3, #0
 800b550:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b554:	6014      	str	r4, [r2, #0]
 800b556:	e7ed      	b.n	800b534 <__strtok_r+0x2c>

0800b558 <strtok_r>:
 800b558:	2301      	movs	r3, #1
 800b55a:	f7ff bfd5 	b.w	800b508 <__strtok_r>
	...

0800b560 <_localeconv_r>:
 800b560:	4800      	ldr	r0, [pc, #0]	@ (800b564 <_localeconv_r+0x4>)
 800b562:	4770      	bx	lr
 800b564:	20000154 	.word	0x20000154

0800b568 <_close_r>:
 800b568:	b538      	push	{r3, r4, r5, lr}
 800b56a:	4d06      	ldr	r5, [pc, #24]	@ (800b584 <_close_r+0x1c>)
 800b56c:	2300      	movs	r3, #0
 800b56e:	4604      	mov	r4, r0
 800b570:	4608      	mov	r0, r1
 800b572:	602b      	str	r3, [r5, #0]
 800b574:	f7f8 fff2 	bl	800455c <_close>
 800b578:	1c43      	adds	r3, r0, #1
 800b57a:	d102      	bne.n	800b582 <_close_r+0x1a>
 800b57c:	682b      	ldr	r3, [r5, #0]
 800b57e:	b103      	cbz	r3, 800b582 <_close_r+0x1a>
 800b580:	6023      	str	r3, [r4, #0]
 800b582:	bd38      	pop	{r3, r4, r5, pc}
 800b584:	20006c00 	.word	0x20006c00

0800b588 <_lseek_r>:
 800b588:	b538      	push	{r3, r4, r5, lr}
 800b58a:	4d07      	ldr	r5, [pc, #28]	@ (800b5a8 <_lseek_r+0x20>)
 800b58c:	4604      	mov	r4, r0
 800b58e:	4608      	mov	r0, r1
 800b590:	4611      	mov	r1, r2
 800b592:	2200      	movs	r2, #0
 800b594:	602a      	str	r2, [r5, #0]
 800b596:	461a      	mov	r2, r3
 800b598:	f7f8 ffea 	bl	8004570 <_lseek>
 800b59c:	1c43      	adds	r3, r0, #1
 800b59e:	d102      	bne.n	800b5a6 <_lseek_r+0x1e>
 800b5a0:	682b      	ldr	r3, [r5, #0]
 800b5a2:	b103      	cbz	r3, 800b5a6 <_lseek_r+0x1e>
 800b5a4:	6023      	str	r3, [r4, #0]
 800b5a6:	bd38      	pop	{r3, r4, r5, pc}
 800b5a8:	20006c00 	.word	0x20006c00

0800b5ac <_read_r>:
 800b5ac:	b538      	push	{r3, r4, r5, lr}
 800b5ae:	4d07      	ldr	r5, [pc, #28]	@ (800b5cc <_read_r+0x20>)
 800b5b0:	4604      	mov	r4, r0
 800b5b2:	4608      	mov	r0, r1
 800b5b4:	4611      	mov	r1, r2
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	602a      	str	r2, [r5, #0]
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	f7f8 ffb2 	bl	8004524 <_read>
 800b5c0:	1c43      	adds	r3, r0, #1
 800b5c2:	d102      	bne.n	800b5ca <_read_r+0x1e>
 800b5c4:	682b      	ldr	r3, [r5, #0]
 800b5c6:	b103      	cbz	r3, 800b5ca <_read_r+0x1e>
 800b5c8:	6023      	str	r3, [r4, #0]
 800b5ca:	bd38      	pop	{r3, r4, r5, pc}
 800b5cc:	20006c00 	.word	0x20006c00

0800b5d0 <_write_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	4d07      	ldr	r5, [pc, #28]	@ (800b5f0 <_write_r+0x20>)
 800b5d4:	4604      	mov	r4, r0
 800b5d6:	4608      	mov	r0, r1
 800b5d8:	4611      	mov	r1, r2
 800b5da:	2200      	movs	r2, #0
 800b5dc:	602a      	str	r2, [r5, #0]
 800b5de:	461a      	mov	r2, r3
 800b5e0:	f7f8 ffb0 	bl	8004544 <_write>
 800b5e4:	1c43      	adds	r3, r0, #1
 800b5e6:	d102      	bne.n	800b5ee <_write_r+0x1e>
 800b5e8:	682b      	ldr	r3, [r5, #0]
 800b5ea:	b103      	cbz	r3, 800b5ee <_write_r+0x1e>
 800b5ec:	6023      	str	r3, [r4, #0]
 800b5ee:	bd38      	pop	{r3, r4, r5, pc}
 800b5f0:	20006c00 	.word	0x20006c00

0800b5f4 <__errno>:
 800b5f4:	4b01      	ldr	r3, [pc, #4]	@ (800b5fc <__errno+0x8>)
 800b5f6:	6818      	ldr	r0, [r3, #0]
 800b5f8:	4770      	bx	lr
 800b5fa:	bf00      	nop
 800b5fc:	200001d0 	.word	0x200001d0

0800b600 <__libc_init_array>:
 800b600:	b570      	push	{r4, r5, r6, lr}
 800b602:	4d0d      	ldr	r5, [pc, #52]	@ (800b638 <__libc_init_array+0x38>)
 800b604:	4c0d      	ldr	r4, [pc, #52]	@ (800b63c <__libc_init_array+0x3c>)
 800b606:	1b64      	subs	r4, r4, r5
 800b608:	10a4      	asrs	r4, r4, #2
 800b60a:	2600      	movs	r6, #0
 800b60c:	42a6      	cmp	r6, r4
 800b60e:	d109      	bne.n	800b624 <__libc_init_array+0x24>
 800b610:	4d0b      	ldr	r5, [pc, #44]	@ (800b640 <__libc_init_array+0x40>)
 800b612:	4c0c      	ldr	r4, [pc, #48]	@ (800b644 <__libc_init_array+0x44>)
 800b614:	f003 faac 	bl	800eb70 <_init>
 800b618:	1b64      	subs	r4, r4, r5
 800b61a:	10a4      	asrs	r4, r4, #2
 800b61c:	2600      	movs	r6, #0
 800b61e:	42a6      	cmp	r6, r4
 800b620:	d105      	bne.n	800b62e <__libc_init_array+0x2e>
 800b622:	bd70      	pop	{r4, r5, r6, pc}
 800b624:	f855 3b04 	ldr.w	r3, [r5], #4
 800b628:	4798      	blx	r3
 800b62a:	3601      	adds	r6, #1
 800b62c:	e7ee      	b.n	800b60c <__libc_init_array+0xc>
 800b62e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b632:	4798      	blx	r3
 800b634:	3601      	adds	r6, #1
 800b636:	e7f2      	b.n	800b61e <__libc_init_array+0x1e>
 800b638:	080168b8 	.word	0x080168b8
 800b63c:	080168b8 	.word	0x080168b8
 800b640:	080168b8 	.word	0x080168b8
 800b644:	080168bc 	.word	0x080168bc

0800b648 <__retarget_lock_init_recursive>:
 800b648:	4770      	bx	lr

0800b64a <__retarget_lock_acquire_recursive>:
 800b64a:	4770      	bx	lr

0800b64c <__retarget_lock_release_recursive>:
 800b64c:	4770      	bx	lr

0800b64e <strcpy>:
 800b64e:	4603      	mov	r3, r0
 800b650:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b654:	f803 2b01 	strb.w	r2, [r3], #1
 800b658:	2a00      	cmp	r2, #0
 800b65a:	d1f9      	bne.n	800b650 <strcpy+0x2>
 800b65c:	4770      	bx	lr

0800b65e <memcpy>:
 800b65e:	440a      	add	r2, r1
 800b660:	4291      	cmp	r1, r2
 800b662:	f100 33ff 	add.w	r3, r0, #4294967295
 800b666:	d100      	bne.n	800b66a <memcpy+0xc>
 800b668:	4770      	bx	lr
 800b66a:	b510      	push	{r4, lr}
 800b66c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b670:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b674:	4291      	cmp	r1, r2
 800b676:	d1f9      	bne.n	800b66c <memcpy+0xe>
 800b678:	bd10      	pop	{r4, pc}
 800b67a:	0000      	movs	r0, r0
 800b67c:	0000      	movs	r0, r0
	...

0800b680 <nan>:
 800b680:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b688 <nan+0x8>
 800b684:	4770      	bx	lr
 800b686:	bf00      	nop
 800b688:	00000000 	.word	0x00000000
 800b68c:	7ff80000 	.word	0x7ff80000

0800b690 <nanf>:
 800b690:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b698 <nanf+0x8>
 800b694:	4770      	bx	lr
 800b696:	bf00      	nop
 800b698:	7fc00000 	.word	0x7fc00000

0800b69c <quorem>:
 800b69c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a0:	6903      	ldr	r3, [r0, #16]
 800b6a2:	690c      	ldr	r4, [r1, #16]
 800b6a4:	42a3      	cmp	r3, r4
 800b6a6:	4607      	mov	r7, r0
 800b6a8:	db7e      	blt.n	800b7a8 <quorem+0x10c>
 800b6aa:	3c01      	subs	r4, #1
 800b6ac:	f101 0814 	add.w	r8, r1, #20
 800b6b0:	00a3      	lsls	r3, r4, #2
 800b6b2:	f100 0514 	add.w	r5, r0, #20
 800b6b6:	9300      	str	r3, [sp, #0]
 800b6b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b6bc:	9301      	str	r3, [sp, #4]
 800b6be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b6c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b6c6:	3301      	adds	r3, #1
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b6ce:	fbb2 f6f3 	udiv	r6, r2, r3
 800b6d2:	d32e      	bcc.n	800b732 <quorem+0x96>
 800b6d4:	f04f 0a00 	mov.w	sl, #0
 800b6d8:	46c4      	mov	ip, r8
 800b6da:	46ae      	mov	lr, r5
 800b6dc:	46d3      	mov	fp, sl
 800b6de:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b6e2:	b298      	uxth	r0, r3
 800b6e4:	fb06 a000 	mla	r0, r6, r0, sl
 800b6e8:	0c02      	lsrs	r2, r0, #16
 800b6ea:	0c1b      	lsrs	r3, r3, #16
 800b6ec:	fb06 2303 	mla	r3, r6, r3, r2
 800b6f0:	f8de 2000 	ldr.w	r2, [lr]
 800b6f4:	b280      	uxth	r0, r0
 800b6f6:	b292      	uxth	r2, r2
 800b6f8:	1a12      	subs	r2, r2, r0
 800b6fa:	445a      	add	r2, fp
 800b6fc:	f8de 0000 	ldr.w	r0, [lr]
 800b700:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b704:	b29b      	uxth	r3, r3
 800b706:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b70a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b70e:	b292      	uxth	r2, r2
 800b710:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b714:	45e1      	cmp	r9, ip
 800b716:	f84e 2b04 	str.w	r2, [lr], #4
 800b71a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b71e:	d2de      	bcs.n	800b6de <quorem+0x42>
 800b720:	9b00      	ldr	r3, [sp, #0]
 800b722:	58eb      	ldr	r3, [r5, r3]
 800b724:	b92b      	cbnz	r3, 800b732 <quorem+0x96>
 800b726:	9b01      	ldr	r3, [sp, #4]
 800b728:	3b04      	subs	r3, #4
 800b72a:	429d      	cmp	r5, r3
 800b72c:	461a      	mov	r2, r3
 800b72e:	d32f      	bcc.n	800b790 <quorem+0xf4>
 800b730:	613c      	str	r4, [r7, #16]
 800b732:	4638      	mov	r0, r7
 800b734:	f001 fd10 	bl	800d158 <__mcmp>
 800b738:	2800      	cmp	r0, #0
 800b73a:	db25      	blt.n	800b788 <quorem+0xec>
 800b73c:	4629      	mov	r1, r5
 800b73e:	2000      	movs	r0, #0
 800b740:	f858 2b04 	ldr.w	r2, [r8], #4
 800b744:	f8d1 c000 	ldr.w	ip, [r1]
 800b748:	fa1f fe82 	uxth.w	lr, r2
 800b74c:	fa1f f38c 	uxth.w	r3, ip
 800b750:	eba3 030e 	sub.w	r3, r3, lr
 800b754:	4403      	add	r3, r0
 800b756:	0c12      	lsrs	r2, r2, #16
 800b758:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b75c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b760:	b29b      	uxth	r3, r3
 800b762:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b766:	45c1      	cmp	r9, r8
 800b768:	f841 3b04 	str.w	r3, [r1], #4
 800b76c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b770:	d2e6      	bcs.n	800b740 <quorem+0xa4>
 800b772:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b776:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b77a:	b922      	cbnz	r2, 800b786 <quorem+0xea>
 800b77c:	3b04      	subs	r3, #4
 800b77e:	429d      	cmp	r5, r3
 800b780:	461a      	mov	r2, r3
 800b782:	d30b      	bcc.n	800b79c <quorem+0x100>
 800b784:	613c      	str	r4, [r7, #16]
 800b786:	3601      	adds	r6, #1
 800b788:	4630      	mov	r0, r6
 800b78a:	b003      	add	sp, #12
 800b78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b790:	6812      	ldr	r2, [r2, #0]
 800b792:	3b04      	subs	r3, #4
 800b794:	2a00      	cmp	r2, #0
 800b796:	d1cb      	bne.n	800b730 <quorem+0x94>
 800b798:	3c01      	subs	r4, #1
 800b79a:	e7c6      	b.n	800b72a <quorem+0x8e>
 800b79c:	6812      	ldr	r2, [r2, #0]
 800b79e:	3b04      	subs	r3, #4
 800b7a0:	2a00      	cmp	r2, #0
 800b7a2:	d1ef      	bne.n	800b784 <quorem+0xe8>
 800b7a4:	3c01      	subs	r4, #1
 800b7a6:	e7ea      	b.n	800b77e <quorem+0xe2>
 800b7a8:	2000      	movs	r0, #0
 800b7aa:	e7ee      	b.n	800b78a <quorem+0xee>
 800b7ac:	0000      	movs	r0, r0
	...

0800b7b0 <_dtoa_r>:
 800b7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b4:	69c7      	ldr	r7, [r0, #28]
 800b7b6:	b099      	sub	sp, #100	@ 0x64
 800b7b8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b7bc:	ec55 4b10 	vmov	r4, r5, d0
 800b7c0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b7c2:	9109      	str	r1, [sp, #36]	@ 0x24
 800b7c4:	4683      	mov	fp, r0
 800b7c6:	920e      	str	r2, [sp, #56]	@ 0x38
 800b7c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b7ca:	b97f      	cbnz	r7, 800b7ec <_dtoa_r+0x3c>
 800b7cc:	2010      	movs	r0, #16
 800b7ce:	f001 f937 	bl	800ca40 <malloc>
 800b7d2:	4602      	mov	r2, r0
 800b7d4:	f8cb 001c 	str.w	r0, [fp, #28]
 800b7d8:	b920      	cbnz	r0, 800b7e4 <_dtoa_r+0x34>
 800b7da:	4ba7      	ldr	r3, [pc, #668]	@ (800ba78 <_dtoa_r+0x2c8>)
 800b7dc:	21ef      	movs	r1, #239	@ 0xef
 800b7de:	48a7      	ldr	r0, [pc, #668]	@ (800ba7c <_dtoa_r+0x2cc>)
 800b7e0:	f002 f8e2 	bl	800d9a8 <__assert_func>
 800b7e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b7e8:	6007      	str	r7, [r0, #0]
 800b7ea:	60c7      	str	r7, [r0, #12]
 800b7ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b7f0:	6819      	ldr	r1, [r3, #0]
 800b7f2:	b159      	cbz	r1, 800b80c <_dtoa_r+0x5c>
 800b7f4:	685a      	ldr	r2, [r3, #4]
 800b7f6:	604a      	str	r2, [r1, #4]
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	4093      	lsls	r3, r2
 800b7fc:	608b      	str	r3, [r1, #8]
 800b7fe:	4658      	mov	r0, fp
 800b800:	f001 fa26 	bl	800cc50 <_Bfree>
 800b804:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b808:	2200      	movs	r2, #0
 800b80a:	601a      	str	r2, [r3, #0]
 800b80c:	1e2b      	subs	r3, r5, #0
 800b80e:	bfb9      	ittee	lt
 800b810:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b814:	9303      	strlt	r3, [sp, #12]
 800b816:	2300      	movge	r3, #0
 800b818:	6033      	strge	r3, [r6, #0]
 800b81a:	9f03      	ldr	r7, [sp, #12]
 800b81c:	4b98      	ldr	r3, [pc, #608]	@ (800ba80 <_dtoa_r+0x2d0>)
 800b81e:	bfbc      	itt	lt
 800b820:	2201      	movlt	r2, #1
 800b822:	6032      	strlt	r2, [r6, #0]
 800b824:	43bb      	bics	r3, r7
 800b826:	d112      	bne.n	800b84e <_dtoa_r+0x9e>
 800b828:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b82a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b82e:	6013      	str	r3, [r2, #0]
 800b830:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b834:	4323      	orrs	r3, r4
 800b836:	f000 854d 	beq.w	800c2d4 <_dtoa_r+0xb24>
 800b83a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b83c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ba94 <_dtoa_r+0x2e4>
 800b840:	2b00      	cmp	r3, #0
 800b842:	f000 854f 	beq.w	800c2e4 <_dtoa_r+0xb34>
 800b846:	f10a 0303 	add.w	r3, sl, #3
 800b84a:	f000 bd49 	b.w	800c2e0 <_dtoa_r+0xb30>
 800b84e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b852:	2200      	movs	r2, #0
 800b854:	ec51 0b17 	vmov	r0, r1, d7
 800b858:	2300      	movs	r3, #0
 800b85a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b85e:	f7f5 f96b 	bl	8000b38 <__aeabi_dcmpeq>
 800b862:	4680      	mov	r8, r0
 800b864:	b158      	cbz	r0, 800b87e <_dtoa_r+0xce>
 800b866:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b868:	2301      	movs	r3, #1
 800b86a:	6013      	str	r3, [r2, #0]
 800b86c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b86e:	b113      	cbz	r3, 800b876 <_dtoa_r+0xc6>
 800b870:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b872:	4b84      	ldr	r3, [pc, #528]	@ (800ba84 <_dtoa_r+0x2d4>)
 800b874:	6013      	str	r3, [r2, #0]
 800b876:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ba98 <_dtoa_r+0x2e8>
 800b87a:	f000 bd33 	b.w	800c2e4 <_dtoa_r+0xb34>
 800b87e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b882:	aa16      	add	r2, sp, #88	@ 0x58
 800b884:	a917      	add	r1, sp, #92	@ 0x5c
 800b886:	4658      	mov	r0, fp
 800b888:	f001 fd86 	bl	800d398 <__d2b>
 800b88c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b890:	4681      	mov	r9, r0
 800b892:	2e00      	cmp	r6, #0
 800b894:	d077      	beq.n	800b986 <_dtoa_r+0x1d6>
 800b896:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b898:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b89c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b8a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b8a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b8ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	4b74      	ldr	r3, [pc, #464]	@ (800ba88 <_dtoa_r+0x2d8>)
 800b8b6:	f7f4 fd1f 	bl	80002f8 <__aeabi_dsub>
 800b8ba:	a369      	add	r3, pc, #420	@ (adr r3, 800ba60 <_dtoa_r+0x2b0>)
 800b8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c0:	f7f4 fed2 	bl	8000668 <__aeabi_dmul>
 800b8c4:	a368      	add	r3, pc, #416	@ (adr r3, 800ba68 <_dtoa_r+0x2b8>)
 800b8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ca:	f7f4 fd17 	bl	80002fc <__adddf3>
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	4630      	mov	r0, r6
 800b8d2:	460d      	mov	r5, r1
 800b8d4:	f7f4 fe5e 	bl	8000594 <__aeabi_i2d>
 800b8d8:	a365      	add	r3, pc, #404	@ (adr r3, 800ba70 <_dtoa_r+0x2c0>)
 800b8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8de:	f7f4 fec3 	bl	8000668 <__aeabi_dmul>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	4620      	mov	r0, r4
 800b8e8:	4629      	mov	r1, r5
 800b8ea:	f7f4 fd07 	bl	80002fc <__adddf3>
 800b8ee:	4604      	mov	r4, r0
 800b8f0:	460d      	mov	r5, r1
 800b8f2:	f7f5 f969 	bl	8000bc8 <__aeabi_d2iz>
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	4607      	mov	r7, r0
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	4620      	mov	r0, r4
 800b8fe:	4629      	mov	r1, r5
 800b900:	f7f5 f924 	bl	8000b4c <__aeabi_dcmplt>
 800b904:	b140      	cbz	r0, 800b918 <_dtoa_r+0x168>
 800b906:	4638      	mov	r0, r7
 800b908:	f7f4 fe44 	bl	8000594 <__aeabi_i2d>
 800b90c:	4622      	mov	r2, r4
 800b90e:	462b      	mov	r3, r5
 800b910:	f7f5 f912 	bl	8000b38 <__aeabi_dcmpeq>
 800b914:	b900      	cbnz	r0, 800b918 <_dtoa_r+0x168>
 800b916:	3f01      	subs	r7, #1
 800b918:	2f16      	cmp	r7, #22
 800b91a:	d851      	bhi.n	800b9c0 <_dtoa_r+0x210>
 800b91c:	4b5b      	ldr	r3, [pc, #364]	@ (800ba8c <_dtoa_r+0x2dc>)
 800b91e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b926:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b92a:	f7f5 f90f 	bl	8000b4c <__aeabi_dcmplt>
 800b92e:	2800      	cmp	r0, #0
 800b930:	d048      	beq.n	800b9c4 <_dtoa_r+0x214>
 800b932:	3f01      	subs	r7, #1
 800b934:	2300      	movs	r3, #0
 800b936:	9312      	str	r3, [sp, #72]	@ 0x48
 800b938:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b93a:	1b9b      	subs	r3, r3, r6
 800b93c:	1e5a      	subs	r2, r3, #1
 800b93e:	bf44      	itt	mi
 800b940:	f1c3 0801 	rsbmi	r8, r3, #1
 800b944:	2300      	movmi	r3, #0
 800b946:	9208      	str	r2, [sp, #32]
 800b948:	bf54      	ite	pl
 800b94a:	f04f 0800 	movpl.w	r8, #0
 800b94e:	9308      	strmi	r3, [sp, #32]
 800b950:	2f00      	cmp	r7, #0
 800b952:	db39      	blt.n	800b9c8 <_dtoa_r+0x218>
 800b954:	9b08      	ldr	r3, [sp, #32]
 800b956:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b958:	443b      	add	r3, r7
 800b95a:	9308      	str	r3, [sp, #32]
 800b95c:	2300      	movs	r3, #0
 800b95e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b962:	2b09      	cmp	r3, #9
 800b964:	d864      	bhi.n	800ba30 <_dtoa_r+0x280>
 800b966:	2b05      	cmp	r3, #5
 800b968:	bfc4      	itt	gt
 800b96a:	3b04      	subgt	r3, #4
 800b96c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b96e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b970:	f1a3 0302 	sub.w	r3, r3, #2
 800b974:	bfcc      	ite	gt
 800b976:	2400      	movgt	r4, #0
 800b978:	2401      	movle	r4, #1
 800b97a:	2b03      	cmp	r3, #3
 800b97c:	d863      	bhi.n	800ba46 <_dtoa_r+0x296>
 800b97e:	e8df f003 	tbb	[pc, r3]
 800b982:	372a      	.short	0x372a
 800b984:	5535      	.short	0x5535
 800b986:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b98a:	441e      	add	r6, r3
 800b98c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b990:	2b20      	cmp	r3, #32
 800b992:	bfc1      	itttt	gt
 800b994:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b998:	409f      	lslgt	r7, r3
 800b99a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b99e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b9a2:	bfd6      	itet	le
 800b9a4:	f1c3 0320 	rsble	r3, r3, #32
 800b9a8:	ea47 0003 	orrgt.w	r0, r7, r3
 800b9ac:	fa04 f003 	lslle.w	r0, r4, r3
 800b9b0:	f7f4 fde0 	bl	8000574 <__aeabi_ui2d>
 800b9b4:	2201      	movs	r2, #1
 800b9b6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b9ba:	3e01      	subs	r6, #1
 800b9bc:	9214      	str	r2, [sp, #80]	@ 0x50
 800b9be:	e777      	b.n	800b8b0 <_dtoa_r+0x100>
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	e7b8      	b.n	800b936 <_dtoa_r+0x186>
 800b9c4:	9012      	str	r0, [sp, #72]	@ 0x48
 800b9c6:	e7b7      	b.n	800b938 <_dtoa_r+0x188>
 800b9c8:	427b      	negs	r3, r7
 800b9ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	eba8 0807 	sub.w	r8, r8, r7
 800b9d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b9d4:	e7c4      	b.n	800b960 <_dtoa_r+0x1b0>
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	dc35      	bgt.n	800ba4c <_dtoa_r+0x29c>
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	9300      	str	r3, [sp, #0]
 800b9e4:	9307      	str	r3, [sp, #28]
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b9ea:	e00b      	b.n	800ba04 <_dtoa_r+0x254>
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	e7f3      	b.n	800b9d8 <_dtoa_r+0x228>
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9f6:	18fb      	adds	r3, r7, r3
 800b9f8:	9300      	str	r3, [sp, #0]
 800b9fa:	3301      	adds	r3, #1
 800b9fc:	2b01      	cmp	r3, #1
 800b9fe:	9307      	str	r3, [sp, #28]
 800ba00:	bfb8      	it	lt
 800ba02:	2301      	movlt	r3, #1
 800ba04:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ba08:	2100      	movs	r1, #0
 800ba0a:	2204      	movs	r2, #4
 800ba0c:	f102 0514 	add.w	r5, r2, #20
 800ba10:	429d      	cmp	r5, r3
 800ba12:	d91f      	bls.n	800ba54 <_dtoa_r+0x2a4>
 800ba14:	6041      	str	r1, [r0, #4]
 800ba16:	4658      	mov	r0, fp
 800ba18:	f001 f8da 	bl	800cbd0 <_Balloc>
 800ba1c:	4682      	mov	sl, r0
 800ba1e:	2800      	cmp	r0, #0
 800ba20:	d13c      	bne.n	800ba9c <_dtoa_r+0x2ec>
 800ba22:	4b1b      	ldr	r3, [pc, #108]	@ (800ba90 <_dtoa_r+0x2e0>)
 800ba24:	4602      	mov	r2, r0
 800ba26:	f240 11af 	movw	r1, #431	@ 0x1af
 800ba2a:	e6d8      	b.n	800b7de <_dtoa_r+0x2e>
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	e7e0      	b.n	800b9f2 <_dtoa_r+0x242>
 800ba30:	2401      	movs	r4, #1
 800ba32:	2300      	movs	r3, #0
 800ba34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba36:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ba38:	f04f 33ff 	mov.w	r3, #4294967295
 800ba3c:	9300      	str	r3, [sp, #0]
 800ba3e:	9307      	str	r3, [sp, #28]
 800ba40:	2200      	movs	r2, #0
 800ba42:	2312      	movs	r3, #18
 800ba44:	e7d0      	b.n	800b9e8 <_dtoa_r+0x238>
 800ba46:	2301      	movs	r3, #1
 800ba48:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba4a:	e7f5      	b.n	800ba38 <_dtoa_r+0x288>
 800ba4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba4e:	9300      	str	r3, [sp, #0]
 800ba50:	9307      	str	r3, [sp, #28]
 800ba52:	e7d7      	b.n	800ba04 <_dtoa_r+0x254>
 800ba54:	3101      	adds	r1, #1
 800ba56:	0052      	lsls	r2, r2, #1
 800ba58:	e7d8      	b.n	800ba0c <_dtoa_r+0x25c>
 800ba5a:	bf00      	nop
 800ba5c:	f3af 8000 	nop.w
 800ba60:	636f4361 	.word	0x636f4361
 800ba64:	3fd287a7 	.word	0x3fd287a7
 800ba68:	8b60c8b3 	.word	0x8b60c8b3
 800ba6c:	3fc68a28 	.word	0x3fc68a28
 800ba70:	509f79fb 	.word	0x509f79fb
 800ba74:	3fd34413 	.word	0x3fd34413
 800ba78:	0801624a 	.word	0x0801624a
 800ba7c:	08016261 	.word	0x08016261
 800ba80:	7ff00000 	.word	0x7ff00000
 800ba84:	08016212 	.word	0x08016212
 800ba88:	3ff80000 	.word	0x3ff80000
 800ba8c:	080163b8 	.word	0x080163b8
 800ba90:	080162b9 	.word	0x080162b9
 800ba94:	08016246 	.word	0x08016246
 800ba98:	08016211 	.word	0x08016211
 800ba9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800baa0:	6018      	str	r0, [r3, #0]
 800baa2:	9b07      	ldr	r3, [sp, #28]
 800baa4:	2b0e      	cmp	r3, #14
 800baa6:	f200 80a4 	bhi.w	800bbf2 <_dtoa_r+0x442>
 800baaa:	2c00      	cmp	r4, #0
 800baac:	f000 80a1 	beq.w	800bbf2 <_dtoa_r+0x442>
 800bab0:	2f00      	cmp	r7, #0
 800bab2:	dd33      	ble.n	800bb1c <_dtoa_r+0x36c>
 800bab4:	4bad      	ldr	r3, [pc, #692]	@ (800bd6c <_dtoa_r+0x5bc>)
 800bab6:	f007 020f 	and.w	r2, r7, #15
 800baba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800babe:	ed93 7b00 	vldr	d7, [r3]
 800bac2:	05f8      	lsls	r0, r7, #23
 800bac4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bac8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bacc:	d516      	bpl.n	800bafc <_dtoa_r+0x34c>
 800bace:	4ba8      	ldr	r3, [pc, #672]	@ (800bd70 <_dtoa_r+0x5c0>)
 800bad0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bad4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bad8:	f7f4 fef0 	bl	80008bc <__aeabi_ddiv>
 800badc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bae0:	f004 040f 	and.w	r4, r4, #15
 800bae4:	2603      	movs	r6, #3
 800bae6:	4da2      	ldr	r5, [pc, #648]	@ (800bd70 <_dtoa_r+0x5c0>)
 800bae8:	b954      	cbnz	r4, 800bb00 <_dtoa_r+0x350>
 800baea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baf2:	f7f4 fee3 	bl	80008bc <__aeabi_ddiv>
 800baf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bafa:	e028      	b.n	800bb4e <_dtoa_r+0x39e>
 800bafc:	2602      	movs	r6, #2
 800bafe:	e7f2      	b.n	800bae6 <_dtoa_r+0x336>
 800bb00:	07e1      	lsls	r1, r4, #31
 800bb02:	d508      	bpl.n	800bb16 <_dtoa_r+0x366>
 800bb04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb08:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bb0c:	f7f4 fdac 	bl	8000668 <__aeabi_dmul>
 800bb10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb14:	3601      	adds	r6, #1
 800bb16:	1064      	asrs	r4, r4, #1
 800bb18:	3508      	adds	r5, #8
 800bb1a:	e7e5      	b.n	800bae8 <_dtoa_r+0x338>
 800bb1c:	f000 80d2 	beq.w	800bcc4 <_dtoa_r+0x514>
 800bb20:	427c      	negs	r4, r7
 800bb22:	4b92      	ldr	r3, [pc, #584]	@ (800bd6c <_dtoa_r+0x5bc>)
 800bb24:	4d92      	ldr	r5, [pc, #584]	@ (800bd70 <_dtoa_r+0x5c0>)
 800bb26:	f004 020f 	and.w	r2, r4, #15
 800bb2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bb36:	f7f4 fd97 	bl	8000668 <__aeabi_dmul>
 800bb3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb3e:	1124      	asrs	r4, r4, #4
 800bb40:	2300      	movs	r3, #0
 800bb42:	2602      	movs	r6, #2
 800bb44:	2c00      	cmp	r4, #0
 800bb46:	f040 80b2 	bne.w	800bcae <_dtoa_r+0x4fe>
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d1d3      	bne.n	800baf6 <_dtoa_r+0x346>
 800bb4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bb50:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	f000 80b7 	beq.w	800bcc8 <_dtoa_r+0x518>
 800bb5a:	4b86      	ldr	r3, [pc, #536]	@ (800bd74 <_dtoa_r+0x5c4>)
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	4620      	mov	r0, r4
 800bb60:	4629      	mov	r1, r5
 800bb62:	f7f4 fff3 	bl	8000b4c <__aeabi_dcmplt>
 800bb66:	2800      	cmp	r0, #0
 800bb68:	f000 80ae 	beq.w	800bcc8 <_dtoa_r+0x518>
 800bb6c:	9b07      	ldr	r3, [sp, #28]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	f000 80aa 	beq.w	800bcc8 <_dtoa_r+0x518>
 800bb74:	9b00      	ldr	r3, [sp, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	dd37      	ble.n	800bbea <_dtoa_r+0x43a>
 800bb7a:	1e7b      	subs	r3, r7, #1
 800bb7c:	9304      	str	r3, [sp, #16]
 800bb7e:	4620      	mov	r0, r4
 800bb80:	4b7d      	ldr	r3, [pc, #500]	@ (800bd78 <_dtoa_r+0x5c8>)
 800bb82:	2200      	movs	r2, #0
 800bb84:	4629      	mov	r1, r5
 800bb86:	f7f4 fd6f 	bl	8000668 <__aeabi_dmul>
 800bb8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb8e:	9c00      	ldr	r4, [sp, #0]
 800bb90:	3601      	adds	r6, #1
 800bb92:	4630      	mov	r0, r6
 800bb94:	f7f4 fcfe 	bl	8000594 <__aeabi_i2d>
 800bb98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb9c:	f7f4 fd64 	bl	8000668 <__aeabi_dmul>
 800bba0:	4b76      	ldr	r3, [pc, #472]	@ (800bd7c <_dtoa_r+0x5cc>)
 800bba2:	2200      	movs	r2, #0
 800bba4:	f7f4 fbaa 	bl	80002fc <__adddf3>
 800bba8:	4605      	mov	r5, r0
 800bbaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bbae:	2c00      	cmp	r4, #0
 800bbb0:	f040 808d 	bne.w	800bcce <_dtoa_r+0x51e>
 800bbb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbb8:	4b71      	ldr	r3, [pc, #452]	@ (800bd80 <_dtoa_r+0x5d0>)
 800bbba:	2200      	movs	r2, #0
 800bbbc:	f7f4 fb9c 	bl	80002f8 <__aeabi_dsub>
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	460b      	mov	r3, r1
 800bbc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bbc8:	462a      	mov	r2, r5
 800bbca:	4633      	mov	r3, r6
 800bbcc:	f7f4 ffdc 	bl	8000b88 <__aeabi_dcmpgt>
 800bbd0:	2800      	cmp	r0, #0
 800bbd2:	f040 828b 	bne.w	800c0ec <_dtoa_r+0x93c>
 800bbd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbda:	462a      	mov	r2, r5
 800bbdc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bbe0:	f7f4 ffb4 	bl	8000b4c <__aeabi_dcmplt>
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	f040 8128 	bne.w	800be3a <_dtoa_r+0x68a>
 800bbea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bbee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bbf2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	f2c0 815a 	blt.w	800beae <_dtoa_r+0x6fe>
 800bbfa:	2f0e      	cmp	r7, #14
 800bbfc:	f300 8157 	bgt.w	800beae <_dtoa_r+0x6fe>
 800bc00:	4b5a      	ldr	r3, [pc, #360]	@ (800bd6c <_dtoa_r+0x5bc>)
 800bc02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bc06:	ed93 7b00 	vldr	d7, [r3]
 800bc0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	ed8d 7b00 	vstr	d7, [sp]
 800bc12:	da03      	bge.n	800bc1c <_dtoa_r+0x46c>
 800bc14:	9b07      	ldr	r3, [sp, #28]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	f340 8101 	ble.w	800be1e <_dtoa_r+0x66e>
 800bc1c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bc20:	4656      	mov	r6, sl
 800bc22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc26:	4620      	mov	r0, r4
 800bc28:	4629      	mov	r1, r5
 800bc2a:	f7f4 fe47 	bl	80008bc <__aeabi_ddiv>
 800bc2e:	f7f4 ffcb 	bl	8000bc8 <__aeabi_d2iz>
 800bc32:	4680      	mov	r8, r0
 800bc34:	f7f4 fcae 	bl	8000594 <__aeabi_i2d>
 800bc38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc3c:	f7f4 fd14 	bl	8000668 <__aeabi_dmul>
 800bc40:	4602      	mov	r2, r0
 800bc42:	460b      	mov	r3, r1
 800bc44:	4620      	mov	r0, r4
 800bc46:	4629      	mov	r1, r5
 800bc48:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bc4c:	f7f4 fb54 	bl	80002f8 <__aeabi_dsub>
 800bc50:	f806 4b01 	strb.w	r4, [r6], #1
 800bc54:	9d07      	ldr	r5, [sp, #28]
 800bc56:	eba6 040a 	sub.w	r4, r6, sl
 800bc5a:	42a5      	cmp	r5, r4
 800bc5c:	4602      	mov	r2, r0
 800bc5e:	460b      	mov	r3, r1
 800bc60:	f040 8117 	bne.w	800be92 <_dtoa_r+0x6e2>
 800bc64:	f7f4 fb4a 	bl	80002fc <__adddf3>
 800bc68:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc6c:	4604      	mov	r4, r0
 800bc6e:	460d      	mov	r5, r1
 800bc70:	f7f4 ff8a 	bl	8000b88 <__aeabi_dcmpgt>
 800bc74:	2800      	cmp	r0, #0
 800bc76:	f040 80f9 	bne.w	800be6c <_dtoa_r+0x6bc>
 800bc7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc7e:	4620      	mov	r0, r4
 800bc80:	4629      	mov	r1, r5
 800bc82:	f7f4 ff59 	bl	8000b38 <__aeabi_dcmpeq>
 800bc86:	b118      	cbz	r0, 800bc90 <_dtoa_r+0x4e0>
 800bc88:	f018 0f01 	tst.w	r8, #1
 800bc8c:	f040 80ee 	bne.w	800be6c <_dtoa_r+0x6bc>
 800bc90:	4649      	mov	r1, r9
 800bc92:	4658      	mov	r0, fp
 800bc94:	f000 ffdc 	bl	800cc50 <_Bfree>
 800bc98:	2300      	movs	r3, #0
 800bc9a:	7033      	strb	r3, [r6, #0]
 800bc9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bc9e:	3701      	adds	r7, #1
 800bca0:	601f      	str	r7, [r3, #0]
 800bca2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	f000 831d 	beq.w	800c2e4 <_dtoa_r+0xb34>
 800bcaa:	601e      	str	r6, [r3, #0]
 800bcac:	e31a      	b.n	800c2e4 <_dtoa_r+0xb34>
 800bcae:	07e2      	lsls	r2, r4, #31
 800bcb0:	d505      	bpl.n	800bcbe <_dtoa_r+0x50e>
 800bcb2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bcb6:	f7f4 fcd7 	bl	8000668 <__aeabi_dmul>
 800bcba:	3601      	adds	r6, #1
 800bcbc:	2301      	movs	r3, #1
 800bcbe:	1064      	asrs	r4, r4, #1
 800bcc0:	3508      	adds	r5, #8
 800bcc2:	e73f      	b.n	800bb44 <_dtoa_r+0x394>
 800bcc4:	2602      	movs	r6, #2
 800bcc6:	e742      	b.n	800bb4e <_dtoa_r+0x39e>
 800bcc8:	9c07      	ldr	r4, [sp, #28]
 800bcca:	9704      	str	r7, [sp, #16]
 800bccc:	e761      	b.n	800bb92 <_dtoa_r+0x3e2>
 800bcce:	4b27      	ldr	r3, [pc, #156]	@ (800bd6c <_dtoa_r+0x5bc>)
 800bcd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bcd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bcd6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bcda:	4454      	add	r4, sl
 800bcdc:	2900      	cmp	r1, #0
 800bcde:	d053      	beq.n	800bd88 <_dtoa_r+0x5d8>
 800bce0:	4928      	ldr	r1, [pc, #160]	@ (800bd84 <_dtoa_r+0x5d4>)
 800bce2:	2000      	movs	r0, #0
 800bce4:	f7f4 fdea 	bl	80008bc <__aeabi_ddiv>
 800bce8:	4633      	mov	r3, r6
 800bcea:	462a      	mov	r2, r5
 800bcec:	f7f4 fb04 	bl	80002f8 <__aeabi_dsub>
 800bcf0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bcf4:	4656      	mov	r6, sl
 800bcf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcfa:	f7f4 ff65 	bl	8000bc8 <__aeabi_d2iz>
 800bcfe:	4605      	mov	r5, r0
 800bd00:	f7f4 fc48 	bl	8000594 <__aeabi_i2d>
 800bd04:	4602      	mov	r2, r0
 800bd06:	460b      	mov	r3, r1
 800bd08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd0c:	f7f4 faf4 	bl	80002f8 <__aeabi_dsub>
 800bd10:	3530      	adds	r5, #48	@ 0x30
 800bd12:	4602      	mov	r2, r0
 800bd14:	460b      	mov	r3, r1
 800bd16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd1a:	f806 5b01 	strb.w	r5, [r6], #1
 800bd1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bd22:	f7f4 ff13 	bl	8000b4c <__aeabi_dcmplt>
 800bd26:	2800      	cmp	r0, #0
 800bd28:	d171      	bne.n	800be0e <_dtoa_r+0x65e>
 800bd2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd2e:	4911      	ldr	r1, [pc, #68]	@ (800bd74 <_dtoa_r+0x5c4>)
 800bd30:	2000      	movs	r0, #0
 800bd32:	f7f4 fae1 	bl	80002f8 <__aeabi_dsub>
 800bd36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bd3a:	f7f4 ff07 	bl	8000b4c <__aeabi_dcmplt>
 800bd3e:	2800      	cmp	r0, #0
 800bd40:	f040 8095 	bne.w	800be6e <_dtoa_r+0x6be>
 800bd44:	42a6      	cmp	r6, r4
 800bd46:	f43f af50 	beq.w	800bbea <_dtoa_r+0x43a>
 800bd4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bd4e:	4b0a      	ldr	r3, [pc, #40]	@ (800bd78 <_dtoa_r+0x5c8>)
 800bd50:	2200      	movs	r2, #0
 800bd52:	f7f4 fc89 	bl	8000668 <__aeabi_dmul>
 800bd56:	4b08      	ldr	r3, [pc, #32]	@ (800bd78 <_dtoa_r+0x5c8>)
 800bd58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd62:	f7f4 fc81 	bl	8000668 <__aeabi_dmul>
 800bd66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd6a:	e7c4      	b.n	800bcf6 <_dtoa_r+0x546>
 800bd6c:	080163b8 	.word	0x080163b8
 800bd70:	08016390 	.word	0x08016390
 800bd74:	3ff00000 	.word	0x3ff00000
 800bd78:	40240000 	.word	0x40240000
 800bd7c:	401c0000 	.word	0x401c0000
 800bd80:	40140000 	.word	0x40140000
 800bd84:	3fe00000 	.word	0x3fe00000
 800bd88:	4631      	mov	r1, r6
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	f7f4 fc6c 	bl	8000668 <__aeabi_dmul>
 800bd90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bd94:	9415      	str	r4, [sp, #84]	@ 0x54
 800bd96:	4656      	mov	r6, sl
 800bd98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd9c:	f7f4 ff14 	bl	8000bc8 <__aeabi_d2iz>
 800bda0:	4605      	mov	r5, r0
 800bda2:	f7f4 fbf7 	bl	8000594 <__aeabi_i2d>
 800bda6:	4602      	mov	r2, r0
 800bda8:	460b      	mov	r3, r1
 800bdaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdae:	f7f4 faa3 	bl	80002f8 <__aeabi_dsub>
 800bdb2:	3530      	adds	r5, #48	@ 0x30
 800bdb4:	f806 5b01 	strb.w	r5, [r6], #1
 800bdb8:	4602      	mov	r2, r0
 800bdba:	460b      	mov	r3, r1
 800bdbc:	42a6      	cmp	r6, r4
 800bdbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bdc2:	f04f 0200 	mov.w	r2, #0
 800bdc6:	d124      	bne.n	800be12 <_dtoa_r+0x662>
 800bdc8:	4bac      	ldr	r3, [pc, #688]	@ (800c07c <_dtoa_r+0x8cc>)
 800bdca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bdce:	f7f4 fa95 	bl	80002fc <__adddf3>
 800bdd2:	4602      	mov	r2, r0
 800bdd4:	460b      	mov	r3, r1
 800bdd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdda:	f7f4 fed5 	bl	8000b88 <__aeabi_dcmpgt>
 800bdde:	2800      	cmp	r0, #0
 800bde0:	d145      	bne.n	800be6e <_dtoa_r+0x6be>
 800bde2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bde6:	49a5      	ldr	r1, [pc, #660]	@ (800c07c <_dtoa_r+0x8cc>)
 800bde8:	2000      	movs	r0, #0
 800bdea:	f7f4 fa85 	bl	80002f8 <__aeabi_dsub>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	460b      	mov	r3, r1
 800bdf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdf6:	f7f4 fea9 	bl	8000b4c <__aeabi_dcmplt>
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	f43f aef5 	beq.w	800bbea <_dtoa_r+0x43a>
 800be00:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800be02:	1e73      	subs	r3, r6, #1
 800be04:	9315      	str	r3, [sp, #84]	@ 0x54
 800be06:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800be0a:	2b30      	cmp	r3, #48	@ 0x30
 800be0c:	d0f8      	beq.n	800be00 <_dtoa_r+0x650>
 800be0e:	9f04      	ldr	r7, [sp, #16]
 800be10:	e73e      	b.n	800bc90 <_dtoa_r+0x4e0>
 800be12:	4b9b      	ldr	r3, [pc, #620]	@ (800c080 <_dtoa_r+0x8d0>)
 800be14:	f7f4 fc28 	bl	8000668 <__aeabi_dmul>
 800be18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be1c:	e7bc      	b.n	800bd98 <_dtoa_r+0x5e8>
 800be1e:	d10c      	bne.n	800be3a <_dtoa_r+0x68a>
 800be20:	4b98      	ldr	r3, [pc, #608]	@ (800c084 <_dtoa_r+0x8d4>)
 800be22:	2200      	movs	r2, #0
 800be24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be28:	f7f4 fc1e 	bl	8000668 <__aeabi_dmul>
 800be2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be30:	f7f4 fea0 	bl	8000b74 <__aeabi_dcmpge>
 800be34:	2800      	cmp	r0, #0
 800be36:	f000 8157 	beq.w	800c0e8 <_dtoa_r+0x938>
 800be3a:	2400      	movs	r4, #0
 800be3c:	4625      	mov	r5, r4
 800be3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be40:	43db      	mvns	r3, r3
 800be42:	9304      	str	r3, [sp, #16]
 800be44:	4656      	mov	r6, sl
 800be46:	2700      	movs	r7, #0
 800be48:	4621      	mov	r1, r4
 800be4a:	4658      	mov	r0, fp
 800be4c:	f000 ff00 	bl	800cc50 <_Bfree>
 800be50:	2d00      	cmp	r5, #0
 800be52:	d0dc      	beq.n	800be0e <_dtoa_r+0x65e>
 800be54:	b12f      	cbz	r7, 800be62 <_dtoa_r+0x6b2>
 800be56:	42af      	cmp	r7, r5
 800be58:	d003      	beq.n	800be62 <_dtoa_r+0x6b2>
 800be5a:	4639      	mov	r1, r7
 800be5c:	4658      	mov	r0, fp
 800be5e:	f000 fef7 	bl	800cc50 <_Bfree>
 800be62:	4629      	mov	r1, r5
 800be64:	4658      	mov	r0, fp
 800be66:	f000 fef3 	bl	800cc50 <_Bfree>
 800be6a:	e7d0      	b.n	800be0e <_dtoa_r+0x65e>
 800be6c:	9704      	str	r7, [sp, #16]
 800be6e:	4633      	mov	r3, r6
 800be70:	461e      	mov	r6, r3
 800be72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be76:	2a39      	cmp	r2, #57	@ 0x39
 800be78:	d107      	bne.n	800be8a <_dtoa_r+0x6da>
 800be7a:	459a      	cmp	sl, r3
 800be7c:	d1f8      	bne.n	800be70 <_dtoa_r+0x6c0>
 800be7e:	9a04      	ldr	r2, [sp, #16]
 800be80:	3201      	adds	r2, #1
 800be82:	9204      	str	r2, [sp, #16]
 800be84:	2230      	movs	r2, #48	@ 0x30
 800be86:	f88a 2000 	strb.w	r2, [sl]
 800be8a:	781a      	ldrb	r2, [r3, #0]
 800be8c:	3201      	adds	r2, #1
 800be8e:	701a      	strb	r2, [r3, #0]
 800be90:	e7bd      	b.n	800be0e <_dtoa_r+0x65e>
 800be92:	4b7b      	ldr	r3, [pc, #492]	@ (800c080 <_dtoa_r+0x8d0>)
 800be94:	2200      	movs	r2, #0
 800be96:	f7f4 fbe7 	bl	8000668 <__aeabi_dmul>
 800be9a:	2200      	movs	r2, #0
 800be9c:	2300      	movs	r3, #0
 800be9e:	4604      	mov	r4, r0
 800bea0:	460d      	mov	r5, r1
 800bea2:	f7f4 fe49 	bl	8000b38 <__aeabi_dcmpeq>
 800bea6:	2800      	cmp	r0, #0
 800bea8:	f43f aebb 	beq.w	800bc22 <_dtoa_r+0x472>
 800beac:	e6f0      	b.n	800bc90 <_dtoa_r+0x4e0>
 800beae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800beb0:	2a00      	cmp	r2, #0
 800beb2:	f000 80db 	beq.w	800c06c <_dtoa_r+0x8bc>
 800beb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800beb8:	2a01      	cmp	r2, #1
 800beba:	f300 80bf 	bgt.w	800c03c <_dtoa_r+0x88c>
 800bebe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bec0:	2a00      	cmp	r2, #0
 800bec2:	f000 80b7 	beq.w	800c034 <_dtoa_r+0x884>
 800bec6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800beca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800becc:	4646      	mov	r6, r8
 800bece:	9a08      	ldr	r2, [sp, #32]
 800bed0:	2101      	movs	r1, #1
 800bed2:	441a      	add	r2, r3
 800bed4:	4658      	mov	r0, fp
 800bed6:	4498      	add	r8, r3
 800bed8:	9208      	str	r2, [sp, #32]
 800beda:	f000 ffb7 	bl	800ce4c <__i2b>
 800bede:	4605      	mov	r5, r0
 800bee0:	b15e      	cbz	r6, 800befa <_dtoa_r+0x74a>
 800bee2:	9b08      	ldr	r3, [sp, #32]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	dd08      	ble.n	800befa <_dtoa_r+0x74a>
 800bee8:	42b3      	cmp	r3, r6
 800beea:	9a08      	ldr	r2, [sp, #32]
 800beec:	bfa8      	it	ge
 800beee:	4633      	movge	r3, r6
 800bef0:	eba8 0803 	sub.w	r8, r8, r3
 800bef4:	1af6      	subs	r6, r6, r3
 800bef6:	1ad3      	subs	r3, r2, r3
 800bef8:	9308      	str	r3, [sp, #32]
 800befa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800befc:	b1f3      	cbz	r3, 800bf3c <_dtoa_r+0x78c>
 800befe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	f000 80b7 	beq.w	800c074 <_dtoa_r+0x8c4>
 800bf06:	b18c      	cbz	r4, 800bf2c <_dtoa_r+0x77c>
 800bf08:	4629      	mov	r1, r5
 800bf0a:	4622      	mov	r2, r4
 800bf0c:	4658      	mov	r0, fp
 800bf0e:	f001 f85d 	bl	800cfcc <__pow5mult>
 800bf12:	464a      	mov	r2, r9
 800bf14:	4601      	mov	r1, r0
 800bf16:	4605      	mov	r5, r0
 800bf18:	4658      	mov	r0, fp
 800bf1a:	f000 ffad 	bl	800ce78 <__multiply>
 800bf1e:	4649      	mov	r1, r9
 800bf20:	9004      	str	r0, [sp, #16]
 800bf22:	4658      	mov	r0, fp
 800bf24:	f000 fe94 	bl	800cc50 <_Bfree>
 800bf28:	9b04      	ldr	r3, [sp, #16]
 800bf2a:	4699      	mov	r9, r3
 800bf2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf2e:	1b1a      	subs	r2, r3, r4
 800bf30:	d004      	beq.n	800bf3c <_dtoa_r+0x78c>
 800bf32:	4649      	mov	r1, r9
 800bf34:	4658      	mov	r0, fp
 800bf36:	f001 f849 	bl	800cfcc <__pow5mult>
 800bf3a:	4681      	mov	r9, r0
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	4658      	mov	r0, fp
 800bf40:	f000 ff84 	bl	800ce4c <__i2b>
 800bf44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf46:	4604      	mov	r4, r0
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	f000 81cf 	beq.w	800c2ec <_dtoa_r+0xb3c>
 800bf4e:	461a      	mov	r2, r3
 800bf50:	4601      	mov	r1, r0
 800bf52:	4658      	mov	r0, fp
 800bf54:	f001 f83a 	bl	800cfcc <__pow5mult>
 800bf58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf5a:	2b01      	cmp	r3, #1
 800bf5c:	4604      	mov	r4, r0
 800bf5e:	f300 8095 	bgt.w	800c08c <_dtoa_r+0x8dc>
 800bf62:	9b02      	ldr	r3, [sp, #8]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	f040 8087 	bne.w	800c078 <_dtoa_r+0x8c8>
 800bf6a:	9b03      	ldr	r3, [sp, #12]
 800bf6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	f040 8089 	bne.w	800c088 <_dtoa_r+0x8d8>
 800bf76:	9b03      	ldr	r3, [sp, #12]
 800bf78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bf7c:	0d1b      	lsrs	r3, r3, #20
 800bf7e:	051b      	lsls	r3, r3, #20
 800bf80:	b12b      	cbz	r3, 800bf8e <_dtoa_r+0x7de>
 800bf82:	9b08      	ldr	r3, [sp, #32]
 800bf84:	3301      	adds	r3, #1
 800bf86:	9308      	str	r3, [sp, #32]
 800bf88:	f108 0801 	add.w	r8, r8, #1
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	f000 81b0 	beq.w	800c2f8 <_dtoa_r+0xb48>
 800bf98:	6923      	ldr	r3, [r4, #16]
 800bf9a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf9e:	6918      	ldr	r0, [r3, #16]
 800bfa0:	f000 ff08 	bl	800cdb4 <__hi0bits>
 800bfa4:	f1c0 0020 	rsb	r0, r0, #32
 800bfa8:	9b08      	ldr	r3, [sp, #32]
 800bfaa:	4418      	add	r0, r3
 800bfac:	f010 001f 	ands.w	r0, r0, #31
 800bfb0:	d077      	beq.n	800c0a2 <_dtoa_r+0x8f2>
 800bfb2:	f1c0 0320 	rsb	r3, r0, #32
 800bfb6:	2b04      	cmp	r3, #4
 800bfb8:	dd6b      	ble.n	800c092 <_dtoa_r+0x8e2>
 800bfba:	9b08      	ldr	r3, [sp, #32]
 800bfbc:	f1c0 001c 	rsb	r0, r0, #28
 800bfc0:	4403      	add	r3, r0
 800bfc2:	4480      	add	r8, r0
 800bfc4:	4406      	add	r6, r0
 800bfc6:	9308      	str	r3, [sp, #32]
 800bfc8:	f1b8 0f00 	cmp.w	r8, #0
 800bfcc:	dd05      	ble.n	800bfda <_dtoa_r+0x82a>
 800bfce:	4649      	mov	r1, r9
 800bfd0:	4642      	mov	r2, r8
 800bfd2:	4658      	mov	r0, fp
 800bfd4:	f001 f854 	bl	800d080 <__lshift>
 800bfd8:	4681      	mov	r9, r0
 800bfda:	9b08      	ldr	r3, [sp, #32]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	dd05      	ble.n	800bfec <_dtoa_r+0x83c>
 800bfe0:	4621      	mov	r1, r4
 800bfe2:	461a      	mov	r2, r3
 800bfe4:	4658      	mov	r0, fp
 800bfe6:	f001 f84b 	bl	800d080 <__lshift>
 800bfea:	4604      	mov	r4, r0
 800bfec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d059      	beq.n	800c0a6 <_dtoa_r+0x8f6>
 800bff2:	4621      	mov	r1, r4
 800bff4:	4648      	mov	r0, r9
 800bff6:	f001 f8af 	bl	800d158 <__mcmp>
 800bffa:	2800      	cmp	r0, #0
 800bffc:	da53      	bge.n	800c0a6 <_dtoa_r+0x8f6>
 800bffe:	1e7b      	subs	r3, r7, #1
 800c000:	9304      	str	r3, [sp, #16]
 800c002:	4649      	mov	r1, r9
 800c004:	2300      	movs	r3, #0
 800c006:	220a      	movs	r2, #10
 800c008:	4658      	mov	r0, fp
 800c00a:	f000 fe43 	bl	800cc94 <__multadd>
 800c00e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c010:	4681      	mov	r9, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	f000 8172 	beq.w	800c2fc <_dtoa_r+0xb4c>
 800c018:	2300      	movs	r3, #0
 800c01a:	4629      	mov	r1, r5
 800c01c:	220a      	movs	r2, #10
 800c01e:	4658      	mov	r0, fp
 800c020:	f000 fe38 	bl	800cc94 <__multadd>
 800c024:	9b00      	ldr	r3, [sp, #0]
 800c026:	2b00      	cmp	r3, #0
 800c028:	4605      	mov	r5, r0
 800c02a:	dc67      	bgt.n	800c0fc <_dtoa_r+0x94c>
 800c02c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c02e:	2b02      	cmp	r3, #2
 800c030:	dc41      	bgt.n	800c0b6 <_dtoa_r+0x906>
 800c032:	e063      	b.n	800c0fc <_dtoa_r+0x94c>
 800c034:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c036:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c03a:	e746      	b.n	800beca <_dtoa_r+0x71a>
 800c03c:	9b07      	ldr	r3, [sp, #28]
 800c03e:	1e5c      	subs	r4, r3, #1
 800c040:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c042:	42a3      	cmp	r3, r4
 800c044:	bfbf      	itttt	lt
 800c046:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c048:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c04a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c04c:	1ae3      	sublt	r3, r4, r3
 800c04e:	bfb4      	ite	lt
 800c050:	18d2      	addlt	r2, r2, r3
 800c052:	1b1c      	subge	r4, r3, r4
 800c054:	9b07      	ldr	r3, [sp, #28]
 800c056:	bfbc      	itt	lt
 800c058:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c05a:	2400      	movlt	r4, #0
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	bfb5      	itete	lt
 800c060:	eba8 0603 	sublt.w	r6, r8, r3
 800c064:	9b07      	ldrge	r3, [sp, #28]
 800c066:	2300      	movlt	r3, #0
 800c068:	4646      	movge	r6, r8
 800c06a:	e730      	b.n	800bece <_dtoa_r+0x71e>
 800c06c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c06e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c070:	4646      	mov	r6, r8
 800c072:	e735      	b.n	800bee0 <_dtoa_r+0x730>
 800c074:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c076:	e75c      	b.n	800bf32 <_dtoa_r+0x782>
 800c078:	2300      	movs	r3, #0
 800c07a:	e788      	b.n	800bf8e <_dtoa_r+0x7de>
 800c07c:	3fe00000 	.word	0x3fe00000
 800c080:	40240000 	.word	0x40240000
 800c084:	40140000 	.word	0x40140000
 800c088:	9b02      	ldr	r3, [sp, #8]
 800c08a:	e780      	b.n	800bf8e <_dtoa_r+0x7de>
 800c08c:	2300      	movs	r3, #0
 800c08e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c090:	e782      	b.n	800bf98 <_dtoa_r+0x7e8>
 800c092:	d099      	beq.n	800bfc8 <_dtoa_r+0x818>
 800c094:	9a08      	ldr	r2, [sp, #32]
 800c096:	331c      	adds	r3, #28
 800c098:	441a      	add	r2, r3
 800c09a:	4498      	add	r8, r3
 800c09c:	441e      	add	r6, r3
 800c09e:	9208      	str	r2, [sp, #32]
 800c0a0:	e792      	b.n	800bfc8 <_dtoa_r+0x818>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	e7f6      	b.n	800c094 <_dtoa_r+0x8e4>
 800c0a6:	9b07      	ldr	r3, [sp, #28]
 800c0a8:	9704      	str	r7, [sp, #16]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	dc20      	bgt.n	800c0f0 <_dtoa_r+0x940>
 800c0ae:	9300      	str	r3, [sp, #0]
 800c0b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0b2:	2b02      	cmp	r3, #2
 800c0b4:	dd1e      	ble.n	800c0f4 <_dtoa_r+0x944>
 800c0b6:	9b00      	ldr	r3, [sp, #0]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	f47f aec0 	bne.w	800be3e <_dtoa_r+0x68e>
 800c0be:	4621      	mov	r1, r4
 800c0c0:	2205      	movs	r2, #5
 800c0c2:	4658      	mov	r0, fp
 800c0c4:	f000 fde6 	bl	800cc94 <__multadd>
 800c0c8:	4601      	mov	r1, r0
 800c0ca:	4604      	mov	r4, r0
 800c0cc:	4648      	mov	r0, r9
 800c0ce:	f001 f843 	bl	800d158 <__mcmp>
 800c0d2:	2800      	cmp	r0, #0
 800c0d4:	f77f aeb3 	ble.w	800be3e <_dtoa_r+0x68e>
 800c0d8:	4656      	mov	r6, sl
 800c0da:	2331      	movs	r3, #49	@ 0x31
 800c0dc:	f806 3b01 	strb.w	r3, [r6], #1
 800c0e0:	9b04      	ldr	r3, [sp, #16]
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	9304      	str	r3, [sp, #16]
 800c0e6:	e6ae      	b.n	800be46 <_dtoa_r+0x696>
 800c0e8:	9c07      	ldr	r4, [sp, #28]
 800c0ea:	9704      	str	r7, [sp, #16]
 800c0ec:	4625      	mov	r5, r4
 800c0ee:	e7f3      	b.n	800c0d8 <_dtoa_r+0x928>
 800c0f0:	9b07      	ldr	r3, [sp, #28]
 800c0f2:	9300      	str	r3, [sp, #0]
 800c0f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	f000 8104 	beq.w	800c304 <_dtoa_r+0xb54>
 800c0fc:	2e00      	cmp	r6, #0
 800c0fe:	dd05      	ble.n	800c10c <_dtoa_r+0x95c>
 800c100:	4629      	mov	r1, r5
 800c102:	4632      	mov	r2, r6
 800c104:	4658      	mov	r0, fp
 800c106:	f000 ffbb 	bl	800d080 <__lshift>
 800c10a:	4605      	mov	r5, r0
 800c10c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d05a      	beq.n	800c1c8 <_dtoa_r+0xa18>
 800c112:	6869      	ldr	r1, [r5, #4]
 800c114:	4658      	mov	r0, fp
 800c116:	f000 fd5b 	bl	800cbd0 <_Balloc>
 800c11a:	4606      	mov	r6, r0
 800c11c:	b928      	cbnz	r0, 800c12a <_dtoa_r+0x97a>
 800c11e:	4b84      	ldr	r3, [pc, #528]	@ (800c330 <_dtoa_r+0xb80>)
 800c120:	4602      	mov	r2, r0
 800c122:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c126:	f7ff bb5a 	b.w	800b7de <_dtoa_r+0x2e>
 800c12a:	692a      	ldr	r2, [r5, #16]
 800c12c:	3202      	adds	r2, #2
 800c12e:	0092      	lsls	r2, r2, #2
 800c130:	f105 010c 	add.w	r1, r5, #12
 800c134:	300c      	adds	r0, #12
 800c136:	f7ff fa92 	bl	800b65e <memcpy>
 800c13a:	2201      	movs	r2, #1
 800c13c:	4631      	mov	r1, r6
 800c13e:	4658      	mov	r0, fp
 800c140:	f000 ff9e 	bl	800d080 <__lshift>
 800c144:	f10a 0301 	add.w	r3, sl, #1
 800c148:	9307      	str	r3, [sp, #28]
 800c14a:	9b00      	ldr	r3, [sp, #0]
 800c14c:	4453      	add	r3, sl
 800c14e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c150:	9b02      	ldr	r3, [sp, #8]
 800c152:	f003 0301 	and.w	r3, r3, #1
 800c156:	462f      	mov	r7, r5
 800c158:	930a      	str	r3, [sp, #40]	@ 0x28
 800c15a:	4605      	mov	r5, r0
 800c15c:	9b07      	ldr	r3, [sp, #28]
 800c15e:	4621      	mov	r1, r4
 800c160:	3b01      	subs	r3, #1
 800c162:	4648      	mov	r0, r9
 800c164:	9300      	str	r3, [sp, #0]
 800c166:	f7ff fa99 	bl	800b69c <quorem>
 800c16a:	4639      	mov	r1, r7
 800c16c:	9002      	str	r0, [sp, #8]
 800c16e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c172:	4648      	mov	r0, r9
 800c174:	f000 fff0 	bl	800d158 <__mcmp>
 800c178:	462a      	mov	r2, r5
 800c17a:	9008      	str	r0, [sp, #32]
 800c17c:	4621      	mov	r1, r4
 800c17e:	4658      	mov	r0, fp
 800c180:	f001 f806 	bl	800d190 <__mdiff>
 800c184:	68c2      	ldr	r2, [r0, #12]
 800c186:	4606      	mov	r6, r0
 800c188:	bb02      	cbnz	r2, 800c1cc <_dtoa_r+0xa1c>
 800c18a:	4601      	mov	r1, r0
 800c18c:	4648      	mov	r0, r9
 800c18e:	f000 ffe3 	bl	800d158 <__mcmp>
 800c192:	4602      	mov	r2, r0
 800c194:	4631      	mov	r1, r6
 800c196:	4658      	mov	r0, fp
 800c198:	920e      	str	r2, [sp, #56]	@ 0x38
 800c19a:	f000 fd59 	bl	800cc50 <_Bfree>
 800c19e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1a2:	9e07      	ldr	r6, [sp, #28]
 800c1a4:	ea43 0102 	orr.w	r1, r3, r2
 800c1a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1aa:	4319      	orrs	r1, r3
 800c1ac:	d110      	bne.n	800c1d0 <_dtoa_r+0xa20>
 800c1ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c1b2:	d029      	beq.n	800c208 <_dtoa_r+0xa58>
 800c1b4:	9b08      	ldr	r3, [sp, #32]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	dd02      	ble.n	800c1c0 <_dtoa_r+0xa10>
 800c1ba:	9b02      	ldr	r3, [sp, #8]
 800c1bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c1c0:	9b00      	ldr	r3, [sp, #0]
 800c1c2:	f883 8000 	strb.w	r8, [r3]
 800c1c6:	e63f      	b.n	800be48 <_dtoa_r+0x698>
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	e7bb      	b.n	800c144 <_dtoa_r+0x994>
 800c1cc:	2201      	movs	r2, #1
 800c1ce:	e7e1      	b.n	800c194 <_dtoa_r+0x9e4>
 800c1d0:	9b08      	ldr	r3, [sp, #32]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	db04      	blt.n	800c1e0 <_dtoa_r+0xa30>
 800c1d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c1d8:	430b      	orrs	r3, r1
 800c1da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c1dc:	430b      	orrs	r3, r1
 800c1de:	d120      	bne.n	800c222 <_dtoa_r+0xa72>
 800c1e0:	2a00      	cmp	r2, #0
 800c1e2:	dded      	ble.n	800c1c0 <_dtoa_r+0xa10>
 800c1e4:	4649      	mov	r1, r9
 800c1e6:	2201      	movs	r2, #1
 800c1e8:	4658      	mov	r0, fp
 800c1ea:	f000 ff49 	bl	800d080 <__lshift>
 800c1ee:	4621      	mov	r1, r4
 800c1f0:	4681      	mov	r9, r0
 800c1f2:	f000 ffb1 	bl	800d158 <__mcmp>
 800c1f6:	2800      	cmp	r0, #0
 800c1f8:	dc03      	bgt.n	800c202 <_dtoa_r+0xa52>
 800c1fa:	d1e1      	bne.n	800c1c0 <_dtoa_r+0xa10>
 800c1fc:	f018 0f01 	tst.w	r8, #1
 800c200:	d0de      	beq.n	800c1c0 <_dtoa_r+0xa10>
 800c202:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c206:	d1d8      	bne.n	800c1ba <_dtoa_r+0xa0a>
 800c208:	9a00      	ldr	r2, [sp, #0]
 800c20a:	2339      	movs	r3, #57	@ 0x39
 800c20c:	7013      	strb	r3, [r2, #0]
 800c20e:	4633      	mov	r3, r6
 800c210:	461e      	mov	r6, r3
 800c212:	3b01      	subs	r3, #1
 800c214:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c218:	2a39      	cmp	r2, #57	@ 0x39
 800c21a:	d052      	beq.n	800c2c2 <_dtoa_r+0xb12>
 800c21c:	3201      	adds	r2, #1
 800c21e:	701a      	strb	r2, [r3, #0]
 800c220:	e612      	b.n	800be48 <_dtoa_r+0x698>
 800c222:	2a00      	cmp	r2, #0
 800c224:	dd07      	ble.n	800c236 <_dtoa_r+0xa86>
 800c226:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c22a:	d0ed      	beq.n	800c208 <_dtoa_r+0xa58>
 800c22c:	9a00      	ldr	r2, [sp, #0]
 800c22e:	f108 0301 	add.w	r3, r8, #1
 800c232:	7013      	strb	r3, [r2, #0]
 800c234:	e608      	b.n	800be48 <_dtoa_r+0x698>
 800c236:	9b07      	ldr	r3, [sp, #28]
 800c238:	9a07      	ldr	r2, [sp, #28]
 800c23a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c23e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c240:	4293      	cmp	r3, r2
 800c242:	d028      	beq.n	800c296 <_dtoa_r+0xae6>
 800c244:	4649      	mov	r1, r9
 800c246:	2300      	movs	r3, #0
 800c248:	220a      	movs	r2, #10
 800c24a:	4658      	mov	r0, fp
 800c24c:	f000 fd22 	bl	800cc94 <__multadd>
 800c250:	42af      	cmp	r7, r5
 800c252:	4681      	mov	r9, r0
 800c254:	f04f 0300 	mov.w	r3, #0
 800c258:	f04f 020a 	mov.w	r2, #10
 800c25c:	4639      	mov	r1, r7
 800c25e:	4658      	mov	r0, fp
 800c260:	d107      	bne.n	800c272 <_dtoa_r+0xac2>
 800c262:	f000 fd17 	bl	800cc94 <__multadd>
 800c266:	4607      	mov	r7, r0
 800c268:	4605      	mov	r5, r0
 800c26a:	9b07      	ldr	r3, [sp, #28]
 800c26c:	3301      	adds	r3, #1
 800c26e:	9307      	str	r3, [sp, #28]
 800c270:	e774      	b.n	800c15c <_dtoa_r+0x9ac>
 800c272:	f000 fd0f 	bl	800cc94 <__multadd>
 800c276:	4629      	mov	r1, r5
 800c278:	4607      	mov	r7, r0
 800c27a:	2300      	movs	r3, #0
 800c27c:	220a      	movs	r2, #10
 800c27e:	4658      	mov	r0, fp
 800c280:	f000 fd08 	bl	800cc94 <__multadd>
 800c284:	4605      	mov	r5, r0
 800c286:	e7f0      	b.n	800c26a <_dtoa_r+0xaba>
 800c288:	9b00      	ldr	r3, [sp, #0]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	bfcc      	ite	gt
 800c28e:	461e      	movgt	r6, r3
 800c290:	2601      	movle	r6, #1
 800c292:	4456      	add	r6, sl
 800c294:	2700      	movs	r7, #0
 800c296:	4649      	mov	r1, r9
 800c298:	2201      	movs	r2, #1
 800c29a:	4658      	mov	r0, fp
 800c29c:	f000 fef0 	bl	800d080 <__lshift>
 800c2a0:	4621      	mov	r1, r4
 800c2a2:	4681      	mov	r9, r0
 800c2a4:	f000 ff58 	bl	800d158 <__mcmp>
 800c2a8:	2800      	cmp	r0, #0
 800c2aa:	dcb0      	bgt.n	800c20e <_dtoa_r+0xa5e>
 800c2ac:	d102      	bne.n	800c2b4 <_dtoa_r+0xb04>
 800c2ae:	f018 0f01 	tst.w	r8, #1
 800c2b2:	d1ac      	bne.n	800c20e <_dtoa_r+0xa5e>
 800c2b4:	4633      	mov	r3, r6
 800c2b6:	461e      	mov	r6, r3
 800c2b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c2bc:	2a30      	cmp	r2, #48	@ 0x30
 800c2be:	d0fa      	beq.n	800c2b6 <_dtoa_r+0xb06>
 800c2c0:	e5c2      	b.n	800be48 <_dtoa_r+0x698>
 800c2c2:	459a      	cmp	sl, r3
 800c2c4:	d1a4      	bne.n	800c210 <_dtoa_r+0xa60>
 800c2c6:	9b04      	ldr	r3, [sp, #16]
 800c2c8:	3301      	adds	r3, #1
 800c2ca:	9304      	str	r3, [sp, #16]
 800c2cc:	2331      	movs	r3, #49	@ 0x31
 800c2ce:	f88a 3000 	strb.w	r3, [sl]
 800c2d2:	e5b9      	b.n	800be48 <_dtoa_r+0x698>
 800c2d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c2d6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c334 <_dtoa_r+0xb84>
 800c2da:	b11b      	cbz	r3, 800c2e4 <_dtoa_r+0xb34>
 800c2dc:	f10a 0308 	add.w	r3, sl, #8
 800c2e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c2e2:	6013      	str	r3, [r2, #0]
 800c2e4:	4650      	mov	r0, sl
 800c2e6:	b019      	add	sp, #100	@ 0x64
 800c2e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ee:	2b01      	cmp	r3, #1
 800c2f0:	f77f ae37 	ble.w	800bf62 <_dtoa_r+0x7b2>
 800c2f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2f8:	2001      	movs	r0, #1
 800c2fa:	e655      	b.n	800bfa8 <_dtoa_r+0x7f8>
 800c2fc:	9b00      	ldr	r3, [sp, #0]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	f77f aed6 	ble.w	800c0b0 <_dtoa_r+0x900>
 800c304:	4656      	mov	r6, sl
 800c306:	4621      	mov	r1, r4
 800c308:	4648      	mov	r0, r9
 800c30a:	f7ff f9c7 	bl	800b69c <quorem>
 800c30e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c312:	f806 8b01 	strb.w	r8, [r6], #1
 800c316:	9b00      	ldr	r3, [sp, #0]
 800c318:	eba6 020a 	sub.w	r2, r6, sl
 800c31c:	4293      	cmp	r3, r2
 800c31e:	ddb3      	ble.n	800c288 <_dtoa_r+0xad8>
 800c320:	4649      	mov	r1, r9
 800c322:	2300      	movs	r3, #0
 800c324:	220a      	movs	r2, #10
 800c326:	4658      	mov	r0, fp
 800c328:	f000 fcb4 	bl	800cc94 <__multadd>
 800c32c:	4681      	mov	r9, r0
 800c32e:	e7ea      	b.n	800c306 <_dtoa_r+0xb56>
 800c330:	080162b9 	.word	0x080162b9
 800c334:	0801623d 	.word	0x0801623d

0800c338 <_free_r>:
 800c338:	b538      	push	{r3, r4, r5, lr}
 800c33a:	4605      	mov	r5, r0
 800c33c:	2900      	cmp	r1, #0
 800c33e:	d041      	beq.n	800c3c4 <_free_r+0x8c>
 800c340:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c344:	1f0c      	subs	r4, r1, #4
 800c346:	2b00      	cmp	r3, #0
 800c348:	bfb8      	it	lt
 800c34a:	18e4      	addlt	r4, r4, r3
 800c34c:	f000 fc34 	bl	800cbb8 <__malloc_lock>
 800c350:	4a1d      	ldr	r2, [pc, #116]	@ (800c3c8 <_free_r+0x90>)
 800c352:	6813      	ldr	r3, [r2, #0]
 800c354:	b933      	cbnz	r3, 800c364 <_free_r+0x2c>
 800c356:	6063      	str	r3, [r4, #4]
 800c358:	6014      	str	r4, [r2, #0]
 800c35a:	4628      	mov	r0, r5
 800c35c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c360:	f000 bc30 	b.w	800cbc4 <__malloc_unlock>
 800c364:	42a3      	cmp	r3, r4
 800c366:	d908      	bls.n	800c37a <_free_r+0x42>
 800c368:	6820      	ldr	r0, [r4, #0]
 800c36a:	1821      	adds	r1, r4, r0
 800c36c:	428b      	cmp	r3, r1
 800c36e:	bf01      	itttt	eq
 800c370:	6819      	ldreq	r1, [r3, #0]
 800c372:	685b      	ldreq	r3, [r3, #4]
 800c374:	1809      	addeq	r1, r1, r0
 800c376:	6021      	streq	r1, [r4, #0]
 800c378:	e7ed      	b.n	800c356 <_free_r+0x1e>
 800c37a:	461a      	mov	r2, r3
 800c37c:	685b      	ldr	r3, [r3, #4]
 800c37e:	b10b      	cbz	r3, 800c384 <_free_r+0x4c>
 800c380:	42a3      	cmp	r3, r4
 800c382:	d9fa      	bls.n	800c37a <_free_r+0x42>
 800c384:	6811      	ldr	r1, [r2, #0]
 800c386:	1850      	adds	r0, r2, r1
 800c388:	42a0      	cmp	r0, r4
 800c38a:	d10b      	bne.n	800c3a4 <_free_r+0x6c>
 800c38c:	6820      	ldr	r0, [r4, #0]
 800c38e:	4401      	add	r1, r0
 800c390:	1850      	adds	r0, r2, r1
 800c392:	4283      	cmp	r3, r0
 800c394:	6011      	str	r1, [r2, #0]
 800c396:	d1e0      	bne.n	800c35a <_free_r+0x22>
 800c398:	6818      	ldr	r0, [r3, #0]
 800c39a:	685b      	ldr	r3, [r3, #4]
 800c39c:	6053      	str	r3, [r2, #4]
 800c39e:	4408      	add	r0, r1
 800c3a0:	6010      	str	r0, [r2, #0]
 800c3a2:	e7da      	b.n	800c35a <_free_r+0x22>
 800c3a4:	d902      	bls.n	800c3ac <_free_r+0x74>
 800c3a6:	230c      	movs	r3, #12
 800c3a8:	602b      	str	r3, [r5, #0]
 800c3aa:	e7d6      	b.n	800c35a <_free_r+0x22>
 800c3ac:	6820      	ldr	r0, [r4, #0]
 800c3ae:	1821      	adds	r1, r4, r0
 800c3b0:	428b      	cmp	r3, r1
 800c3b2:	bf04      	itt	eq
 800c3b4:	6819      	ldreq	r1, [r3, #0]
 800c3b6:	685b      	ldreq	r3, [r3, #4]
 800c3b8:	6063      	str	r3, [r4, #4]
 800c3ba:	bf04      	itt	eq
 800c3bc:	1809      	addeq	r1, r1, r0
 800c3be:	6021      	streq	r1, [r4, #0]
 800c3c0:	6054      	str	r4, [r2, #4]
 800c3c2:	e7ca      	b.n	800c35a <_free_r+0x22>
 800c3c4:	bd38      	pop	{r3, r4, r5, pc}
 800c3c6:	bf00      	nop
 800c3c8:	20006c0c 	.word	0x20006c0c

0800c3cc <rshift>:
 800c3cc:	6903      	ldr	r3, [r0, #16]
 800c3ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c3d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c3d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c3da:	f100 0414 	add.w	r4, r0, #20
 800c3de:	dd45      	ble.n	800c46c <rshift+0xa0>
 800c3e0:	f011 011f 	ands.w	r1, r1, #31
 800c3e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c3e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c3ec:	d10c      	bne.n	800c408 <rshift+0x3c>
 800c3ee:	f100 0710 	add.w	r7, r0, #16
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	42b1      	cmp	r1, r6
 800c3f6:	d334      	bcc.n	800c462 <rshift+0x96>
 800c3f8:	1a9b      	subs	r3, r3, r2
 800c3fa:	009b      	lsls	r3, r3, #2
 800c3fc:	1eea      	subs	r2, r5, #3
 800c3fe:	4296      	cmp	r6, r2
 800c400:	bf38      	it	cc
 800c402:	2300      	movcc	r3, #0
 800c404:	4423      	add	r3, r4
 800c406:	e015      	b.n	800c434 <rshift+0x68>
 800c408:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c40c:	f1c1 0820 	rsb	r8, r1, #32
 800c410:	40cf      	lsrs	r7, r1
 800c412:	f105 0e04 	add.w	lr, r5, #4
 800c416:	46a1      	mov	r9, r4
 800c418:	4576      	cmp	r6, lr
 800c41a:	46f4      	mov	ip, lr
 800c41c:	d815      	bhi.n	800c44a <rshift+0x7e>
 800c41e:	1a9a      	subs	r2, r3, r2
 800c420:	0092      	lsls	r2, r2, #2
 800c422:	3a04      	subs	r2, #4
 800c424:	3501      	adds	r5, #1
 800c426:	42ae      	cmp	r6, r5
 800c428:	bf38      	it	cc
 800c42a:	2200      	movcc	r2, #0
 800c42c:	18a3      	adds	r3, r4, r2
 800c42e:	50a7      	str	r7, [r4, r2]
 800c430:	b107      	cbz	r7, 800c434 <rshift+0x68>
 800c432:	3304      	adds	r3, #4
 800c434:	1b1a      	subs	r2, r3, r4
 800c436:	42a3      	cmp	r3, r4
 800c438:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c43c:	bf08      	it	eq
 800c43e:	2300      	moveq	r3, #0
 800c440:	6102      	str	r2, [r0, #16]
 800c442:	bf08      	it	eq
 800c444:	6143      	streq	r3, [r0, #20]
 800c446:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c44a:	f8dc c000 	ldr.w	ip, [ip]
 800c44e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c452:	ea4c 0707 	orr.w	r7, ip, r7
 800c456:	f849 7b04 	str.w	r7, [r9], #4
 800c45a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c45e:	40cf      	lsrs	r7, r1
 800c460:	e7da      	b.n	800c418 <rshift+0x4c>
 800c462:	f851 cb04 	ldr.w	ip, [r1], #4
 800c466:	f847 cf04 	str.w	ip, [r7, #4]!
 800c46a:	e7c3      	b.n	800c3f4 <rshift+0x28>
 800c46c:	4623      	mov	r3, r4
 800c46e:	e7e1      	b.n	800c434 <rshift+0x68>

0800c470 <__hexdig_fun>:
 800c470:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c474:	2b09      	cmp	r3, #9
 800c476:	d802      	bhi.n	800c47e <__hexdig_fun+0xe>
 800c478:	3820      	subs	r0, #32
 800c47a:	b2c0      	uxtb	r0, r0
 800c47c:	4770      	bx	lr
 800c47e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c482:	2b05      	cmp	r3, #5
 800c484:	d801      	bhi.n	800c48a <__hexdig_fun+0x1a>
 800c486:	3847      	subs	r0, #71	@ 0x47
 800c488:	e7f7      	b.n	800c47a <__hexdig_fun+0xa>
 800c48a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c48e:	2b05      	cmp	r3, #5
 800c490:	d801      	bhi.n	800c496 <__hexdig_fun+0x26>
 800c492:	3827      	subs	r0, #39	@ 0x27
 800c494:	e7f1      	b.n	800c47a <__hexdig_fun+0xa>
 800c496:	2000      	movs	r0, #0
 800c498:	4770      	bx	lr
	...

0800c49c <__gethex>:
 800c49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4a0:	b085      	sub	sp, #20
 800c4a2:	468a      	mov	sl, r1
 800c4a4:	9302      	str	r3, [sp, #8]
 800c4a6:	680b      	ldr	r3, [r1, #0]
 800c4a8:	9001      	str	r0, [sp, #4]
 800c4aa:	4690      	mov	r8, r2
 800c4ac:	1c9c      	adds	r4, r3, #2
 800c4ae:	46a1      	mov	r9, r4
 800c4b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c4b4:	2830      	cmp	r0, #48	@ 0x30
 800c4b6:	d0fa      	beq.n	800c4ae <__gethex+0x12>
 800c4b8:	eba9 0303 	sub.w	r3, r9, r3
 800c4bc:	f1a3 0b02 	sub.w	fp, r3, #2
 800c4c0:	f7ff ffd6 	bl	800c470 <__hexdig_fun>
 800c4c4:	4605      	mov	r5, r0
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	d168      	bne.n	800c59c <__gethex+0x100>
 800c4ca:	49a0      	ldr	r1, [pc, #640]	@ (800c74c <__gethex+0x2b0>)
 800c4cc:	2201      	movs	r2, #1
 800c4ce:	4648      	mov	r0, r9
 800c4d0:	f7ff f808 	bl	800b4e4 <strncmp>
 800c4d4:	4607      	mov	r7, r0
 800c4d6:	2800      	cmp	r0, #0
 800c4d8:	d167      	bne.n	800c5aa <__gethex+0x10e>
 800c4da:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c4de:	4626      	mov	r6, r4
 800c4e0:	f7ff ffc6 	bl	800c470 <__hexdig_fun>
 800c4e4:	2800      	cmp	r0, #0
 800c4e6:	d062      	beq.n	800c5ae <__gethex+0x112>
 800c4e8:	4623      	mov	r3, r4
 800c4ea:	7818      	ldrb	r0, [r3, #0]
 800c4ec:	2830      	cmp	r0, #48	@ 0x30
 800c4ee:	4699      	mov	r9, r3
 800c4f0:	f103 0301 	add.w	r3, r3, #1
 800c4f4:	d0f9      	beq.n	800c4ea <__gethex+0x4e>
 800c4f6:	f7ff ffbb 	bl	800c470 <__hexdig_fun>
 800c4fa:	fab0 f580 	clz	r5, r0
 800c4fe:	096d      	lsrs	r5, r5, #5
 800c500:	f04f 0b01 	mov.w	fp, #1
 800c504:	464a      	mov	r2, r9
 800c506:	4616      	mov	r6, r2
 800c508:	3201      	adds	r2, #1
 800c50a:	7830      	ldrb	r0, [r6, #0]
 800c50c:	f7ff ffb0 	bl	800c470 <__hexdig_fun>
 800c510:	2800      	cmp	r0, #0
 800c512:	d1f8      	bne.n	800c506 <__gethex+0x6a>
 800c514:	498d      	ldr	r1, [pc, #564]	@ (800c74c <__gethex+0x2b0>)
 800c516:	2201      	movs	r2, #1
 800c518:	4630      	mov	r0, r6
 800c51a:	f7fe ffe3 	bl	800b4e4 <strncmp>
 800c51e:	2800      	cmp	r0, #0
 800c520:	d13f      	bne.n	800c5a2 <__gethex+0x106>
 800c522:	b944      	cbnz	r4, 800c536 <__gethex+0x9a>
 800c524:	1c74      	adds	r4, r6, #1
 800c526:	4622      	mov	r2, r4
 800c528:	4616      	mov	r6, r2
 800c52a:	3201      	adds	r2, #1
 800c52c:	7830      	ldrb	r0, [r6, #0]
 800c52e:	f7ff ff9f 	bl	800c470 <__hexdig_fun>
 800c532:	2800      	cmp	r0, #0
 800c534:	d1f8      	bne.n	800c528 <__gethex+0x8c>
 800c536:	1ba4      	subs	r4, r4, r6
 800c538:	00a7      	lsls	r7, r4, #2
 800c53a:	7833      	ldrb	r3, [r6, #0]
 800c53c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c540:	2b50      	cmp	r3, #80	@ 0x50
 800c542:	d13e      	bne.n	800c5c2 <__gethex+0x126>
 800c544:	7873      	ldrb	r3, [r6, #1]
 800c546:	2b2b      	cmp	r3, #43	@ 0x2b
 800c548:	d033      	beq.n	800c5b2 <__gethex+0x116>
 800c54a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c54c:	d034      	beq.n	800c5b8 <__gethex+0x11c>
 800c54e:	1c71      	adds	r1, r6, #1
 800c550:	2400      	movs	r4, #0
 800c552:	7808      	ldrb	r0, [r1, #0]
 800c554:	f7ff ff8c 	bl	800c470 <__hexdig_fun>
 800c558:	1e43      	subs	r3, r0, #1
 800c55a:	b2db      	uxtb	r3, r3
 800c55c:	2b18      	cmp	r3, #24
 800c55e:	d830      	bhi.n	800c5c2 <__gethex+0x126>
 800c560:	f1a0 0210 	sub.w	r2, r0, #16
 800c564:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c568:	f7ff ff82 	bl	800c470 <__hexdig_fun>
 800c56c:	f100 3cff 	add.w	ip, r0, #4294967295
 800c570:	fa5f fc8c 	uxtb.w	ip, ip
 800c574:	f1bc 0f18 	cmp.w	ip, #24
 800c578:	f04f 030a 	mov.w	r3, #10
 800c57c:	d91e      	bls.n	800c5bc <__gethex+0x120>
 800c57e:	b104      	cbz	r4, 800c582 <__gethex+0xe6>
 800c580:	4252      	negs	r2, r2
 800c582:	4417      	add	r7, r2
 800c584:	f8ca 1000 	str.w	r1, [sl]
 800c588:	b1ed      	cbz	r5, 800c5c6 <__gethex+0x12a>
 800c58a:	f1bb 0f00 	cmp.w	fp, #0
 800c58e:	bf0c      	ite	eq
 800c590:	2506      	moveq	r5, #6
 800c592:	2500      	movne	r5, #0
 800c594:	4628      	mov	r0, r5
 800c596:	b005      	add	sp, #20
 800c598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c59c:	2500      	movs	r5, #0
 800c59e:	462c      	mov	r4, r5
 800c5a0:	e7b0      	b.n	800c504 <__gethex+0x68>
 800c5a2:	2c00      	cmp	r4, #0
 800c5a4:	d1c7      	bne.n	800c536 <__gethex+0x9a>
 800c5a6:	4627      	mov	r7, r4
 800c5a8:	e7c7      	b.n	800c53a <__gethex+0x9e>
 800c5aa:	464e      	mov	r6, r9
 800c5ac:	462f      	mov	r7, r5
 800c5ae:	2501      	movs	r5, #1
 800c5b0:	e7c3      	b.n	800c53a <__gethex+0x9e>
 800c5b2:	2400      	movs	r4, #0
 800c5b4:	1cb1      	adds	r1, r6, #2
 800c5b6:	e7cc      	b.n	800c552 <__gethex+0xb6>
 800c5b8:	2401      	movs	r4, #1
 800c5ba:	e7fb      	b.n	800c5b4 <__gethex+0x118>
 800c5bc:	fb03 0002 	mla	r0, r3, r2, r0
 800c5c0:	e7ce      	b.n	800c560 <__gethex+0xc4>
 800c5c2:	4631      	mov	r1, r6
 800c5c4:	e7de      	b.n	800c584 <__gethex+0xe8>
 800c5c6:	eba6 0309 	sub.w	r3, r6, r9
 800c5ca:	3b01      	subs	r3, #1
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	2b07      	cmp	r3, #7
 800c5d0:	dc0a      	bgt.n	800c5e8 <__gethex+0x14c>
 800c5d2:	9801      	ldr	r0, [sp, #4]
 800c5d4:	f000 fafc 	bl	800cbd0 <_Balloc>
 800c5d8:	4604      	mov	r4, r0
 800c5da:	b940      	cbnz	r0, 800c5ee <__gethex+0x152>
 800c5dc:	4b5c      	ldr	r3, [pc, #368]	@ (800c750 <__gethex+0x2b4>)
 800c5de:	4602      	mov	r2, r0
 800c5e0:	21e4      	movs	r1, #228	@ 0xe4
 800c5e2:	485c      	ldr	r0, [pc, #368]	@ (800c754 <__gethex+0x2b8>)
 800c5e4:	f001 f9e0 	bl	800d9a8 <__assert_func>
 800c5e8:	3101      	adds	r1, #1
 800c5ea:	105b      	asrs	r3, r3, #1
 800c5ec:	e7ef      	b.n	800c5ce <__gethex+0x132>
 800c5ee:	f100 0a14 	add.w	sl, r0, #20
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	4655      	mov	r5, sl
 800c5f6:	469b      	mov	fp, r3
 800c5f8:	45b1      	cmp	r9, r6
 800c5fa:	d337      	bcc.n	800c66c <__gethex+0x1d0>
 800c5fc:	f845 bb04 	str.w	fp, [r5], #4
 800c600:	eba5 050a 	sub.w	r5, r5, sl
 800c604:	10ad      	asrs	r5, r5, #2
 800c606:	6125      	str	r5, [r4, #16]
 800c608:	4658      	mov	r0, fp
 800c60a:	f000 fbd3 	bl	800cdb4 <__hi0bits>
 800c60e:	016d      	lsls	r5, r5, #5
 800c610:	f8d8 6000 	ldr.w	r6, [r8]
 800c614:	1a2d      	subs	r5, r5, r0
 800c616:	42b5      	cmp	r5, r6
 800c618:	dd54      	ble.n	800c6c4 <__gethex+0x228>
 800c61a:	1bad      	subs	r5, r5, r6
 800c61c:	4629      	mov	r1, r5
 800c61e:	4620      	mov	r0, r4
 800c620:	f000 ff67 	bl	800d4f2 <__any_on>
 800c624:	4681      	mov	r9, r0
 800c626:	b178      	cbz	r0, 800c648 <__gethex+0x1ac>
 800c628:	1e6b      	subs	r3, r5, #1
 800c62a:	1159      	asrs	r1, r3, #5
 800c62c:	f003 021f 	and.w	r2, r3, #31
 800c630:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c634:	f04f 0901 	mov.w	r9, #1
 800c638:	fa09 f202 	lsl.w	r2, r9, r2
 800c63c:	420a      	tst	r2, r1
 800c63e:	d003      	beq.n	800c648 <__gethex+0x1ac>
 800c640:	454b      	cmp	r3, r9
 800c642:	dc36      	bgt.n	800c6b2 <__gethex+0x216>
 800c644:	f04f 0902 	mov.w	r9, #2
 800c648:	4629      	mov	r1, r5
 800c64a:	4620      	mov	r0, r4
 800c64c:	f7ff febe 	bl	800c3cc <rshift>
 800c650:	442f      	add	r7, r5
 800c652:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c656:	42bb      	cmp	r3, r7
 800c658:	da42      	bge.n	800c6e0 <__gethex+0x244>
 800c65a:	9801      	ldr	r0, [sp, #4]
 800c65c:	4621      	mov	r1, r4
 800c65e:	f000 faf7 	bl	800cc50 <_Bfree>
 800c662:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c664:	2300      	movs	r3, #0
 800c666:	6013      	str	r3, [r2, #0]
 800c668:	25a3      	movs	r5, #163	@ 0xa3
 800c66a:	e793      	b.n	800c594 <__gethex+0xf8>
 800c66c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c670:	2a2e      	cmp	r2, #46	@ 0x2e
 800c672:	d012      	beq.n	800c69a <__gethex+0x1fe>
 800c674:	2b20      	cmp	r3, #32
 800c676:	d104      	bne.n	800c682 <__gethex+0x1e6>
 800c678:	f845 bb04 	str.w	fp, [r5], #4
 800c67c:	f04f 0b00 	mov.w	fp, #0
 800c680:	465b      	mov	r3, fp
 800c682:	7830      	ldrb	r0, [r6, #0]
 800c684:	9303      	str	r3, [sp, #12]
 800c686:	f7ff fef3 	bl	800c470 <__hexdig_fun>
 800c68a:	9b03      	ldr	r3, [sp, #12]
 800c68c:	f000 000f 	and.w	r0, r0, #15
 800c690:	4098      	lsls	r0, r3
 800c692:	ea4b 0b00 	orr.w	fp, fp, r0
 800c696:	3304      	adds	r3, #4
 800c698:	e7ae      	b.n	800c5f8 <__gethex+0x15c>
 800c69a:	45b1      	cmp	r9, r6
 800c69c:	d8ea      	bhi.n	800c674 <__gethex+0x1d8>
 800c69e:	492b      	ldr	r1, [pc, #172]	@ (800c74c <__gethex+0x2b0>)
 800c6a0:	9303      	str	r3, [sp, #12]
 800c6a2:	2201      	movs	r2, #1
 800c6a4:	4630      	mov	r0, r6
 800c6a6:	f7fe ff1d 	bl	800b4e4 <strncmp>
 800c6aa:	9b03      	ldr	r3, [sp, #12]
 800c6ac:	2800      	cmp	r0, #0
 800c6ae:	d1e1      	bne.n	800c674 <__gethex+0x1d8>
 800c6b0:	e7a2      	b.n	800c5f8 <__gethex+0x15c>
 800c6b2:	1ea9      	subs	r1, r5, #2
 800c6b4:	4620      	mov	r0, r4
 800c6b6:	f000 ff1c 	bl	800d4f2 <__any_on>
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	d0c2      	beq.n	800c644 <__gethex+0x1a8>
 800c6be:	f04f 0903 	mov.w	r9, #3
 800c6c2:	e7c1      	b.n	800c648 <__gethex+0x1ac>
 800c6c4:	da09      	bge.n	800c6da <__gethex+0x23e>
 800c6c6:	1b75      	subs	r5, r6, r5
 800c6c8:	4621      	mov	r1, r4
 800c6ca:	9801      	ldr	r0, [sp, #4]
 800c6cc:	462a      	mov	r2, r5
 800c6ce:	f000 fcd7 	bl	800d080 <__lshift>
 800c6d2:	1b7f      	subs	r7, r7, r5
 800c6d4:	4604      	mov	r4, r0
 800c6d6:	f100 0a14 	add.w	sl, r0, #20
 800c6da:	f04f 0900 	mov.w	r9, #0
 800c6de:	e7b8      	b.n	800c652 <__gethex+0x1b6>
 800c6e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c6e4:	42bd      	cmp	r5, r7
 800c6e6:	dd6f      	ble.n	800c7c8 <__gethex+0x32c>
 800c6e8:	1bed      	subs	r5, r5, r7
 800c6ea:	42ae      	cmp	r6, r5
 800c6ec:	dc34      	bgt.n	800c758 <__gethex+0x2bc>
 800c6ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c6f2:	2b02      	cmp	r3, #2
 800c6f4:	d022      	beq.n	800c73c <__gethex+0x2a0>
 800c6f6:	2b03      	cmp	r3, #3
 800c6f8:	d024      	beq.n	800c744 <__gethex+0x2a8>
 800c6fa:	2b01      	cmp	r3, #1
 800c6fc:	d115      	bne.n	800c72a <__gethex+0x28e>
 800c6fe:	42ae      	cmp	r6, r5
 800c700:	d113      	bne.n	800c72a <__gethex+0x28e>
 800c702:	2e01      	cmp	r6, #1
 800c704:	d10b      	bne.n	800c71e <__gethex+0x282>
 800c706:	9a02      	ldr	r2, [sp, #8]
 800c708:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c70c:	6013      	str	r3, [r2, #0]
 800c70e:	2301      	movs	r3, #1
 800c710:	6123      	str	r3, [r4, #16]
 800c712:	f8ca 3000 	str.w	r3, [sl]
 800c716:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c718:	2562      	movs	r5, #98	@ 0x62
 800c71a:	601c      	str	r4, [r3, #0]
 800c71c:	e73a      	b.n	800c594 <__gethex+0xf8>
 800c71e:	1e71      	subs	r1, r6, #1
 800c720:	4620      	mov	r0, r4
 800c722:	f000 fee6 	bl	800d4f2 <__any_on>
 800c726:	2800      	cmp	r0, #0
 800c728:	d1ed      	bne.n	800c706 <__gethex+0x26a>
 800c72a:	9801      	ldr	r0, [sp, #4]
 800c72c:	4621      	mov	r1, r4
 800c72e:	f000 fa8f 	bl	800cc50 <_Bfree>
 800c732:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c734:	2300      	movs	r3, #0
 800c736:	6013      	str	r3, [r2, #0]
 800c738:	2550      	movs	r5, #80	@ 0x50
 800c73a:	e72b      	b.n	800c594 <__gethex+0xf8>
 800c73c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d1f3      	bne.n	800c72a <__gethex+0x28e>
 800c742:	e7e0      	b.n	800c706 <__gethex+0x26a>
 800c744:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c746:	2b00      	cmp	r3, #0
 800c748:	d1dd      	bne.n	800c706 <__gethex+0x26a>
 800c74a:	e7ee      	b.n	800c72a <__gethex+0x28e>
 800c74c:	080160ac 	.word	0x080160ac
 800c750:	080162b9 	.word	0x080162b9
 800c754:	080162ca 	.word	0x080162ca
 800c758:	1e6f      	subs	r7, r5, #1
 800c75a:	f1b9 0f00 	cmp.w	r9, #0
 800c75e:	d130      	bne.n	800c7c2 <__gethex+0x326>
 800c760:	b127      	cbz	r7, 800c76c <__gethex+0x2d0>
 800c762:	4639      	mov	r1, r7
 800c764:	4620      	mov	r0, r4
 800c766:	f000 fec4 	bl	800d4f2 <__any_on>
 800c76a:	4681      	mov	r9, r0
 800c76c:	117a      	asrs	r2, r7, #5
 800c76e:	2301      	movs	r3, #1
 800c770:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c774:	f007 071f 	and.w	r7, r7, #31
 800c778:	40bb      	lsls	r3, r7
 800c77a:	4213      	tst	r3, r2
 800c77c:	4629      	mov	r1, r5
 800c77e:	4620      	mov	r0, r4
 800c780:	bf18      	it	ne
 800c782:	f049 0902 	orrne.w	r9, r9, #2
 800c786:	f7ff fe21 	bl	800c3cc <rshift>
 800c78a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c78e:	1b76      	subs	r6, r6, r5
 800c790:	2502      	movs	r5, #2
 800c792:	f1b9 0f00 	cmp.w	r9, #0
 800c796:	d047      	beq.n	800c828 <__gethex+0x38c>
 800c798:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c79c:	2b02      	cmp	r3, #2
 800c79e:	d015      	beq.n	800c7cc <__gethex+0x330>
 800c7a0:	2b03      	cmp	r3, #3
 800c7a2:	d017      	beq.n	800c7d4 <__gethex+0x338>
 800c7a4:	2b01      	cmp	r3, #1
 800c7a6:	d109      	bne.n	800c7bc <__gethex+0x320>
 800c7a8:	f019 0f02 	tst.w	r9, #2
 800c7ac:	d006      	beq.n	800c7bc <__gethex+0x320>
 800c7ae:	f8da 3000 	ldr.w	r3, [sl]
 800c7b2:	ea49 0903 	orr.w	r9, r9, r3
 800c7b6:	f019 0f01 	tst.w	r9, #1
 800c7ba:	d10e      	bne.n	800c7da <__gethex+0x33e>
 800c7bc:	f045 0510 	orr.w	r5, r5, #16
 800c7c0:	e032      	b.n	800c828 <__gethex+0x38c>
 800c7c2:	f04f 0901 	mov.w	r9, #1
 800c7c6:	e7d1      	b.n	800c76c <__gethex+0x2d0>
 800c7c8:	2501      	movs	r5, #1
 800c7ca:	e7e2      	b.n	800c792 <__gethex+0x2f6>
 800c7cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7ce:	f1c3 0301 	rsb	r3, r3, #1
 800c7d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c7d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d0f0      	beq.n	800c7bc <__gethex+0x320>
 800c7da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c7de:	f104 0314 	add.w	r3, r4, #20
 800c7e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c7e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c7ea:	f04f 0c00 	mov.w	ip, #0
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c7f8:	d01b      	beq.n	800c832 <__gethex+0x396>
 800c7fa:	3201      	adds	r2, #1
 800c7fc:	6002      	str	r2, [r0, #0]
 800c7fe:	2d02      	cmp	r5, #2
 800c800:	f104 0314 	add.w	r3, r4, #20
 800c804:	d13c      	bne.n	800c880 <__gethex+0x3e4>
 800c806:	f8d8 2000 	ldr.w	r2, [r8]
 800c80a:	3a01      	subs	r2, #1
 800c80c:	42b2      	cmp	r2, r6
 800c80e:	d109      	bne.n	800c824 <__gethex+0x388>
 800c810:	1171      	asrs	r1, r6, #5
 800c812:	2201      	movs	r2, #1
 800c814:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c818:	f006 061f 	and.w	r6, r6, #31
 800c81c:	fa02 f606 	lsl.w	r6, r2, r6
 800c820:	421e      	tst	r6, r3
 800c822:	d13a      	bne.n	800c89a <__gethex+0x3fe>
 800c824:	f045 0520 	orr.w	r5, r5, #32
 800c828:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c82a:	601c      	str	r4, [r3, #0]
 800c82c:	9b02      	ldr	r3, [sp, #8]
 800c82e:	601f      	str	r7, [r3, #0]
 800c830:	e6b0      	b.n	800c594 <__gethex+0xf8>
 800c832:	4299      	cmp	r1, r3
 800c834:	f843 cc04 	str.w	ip, [r3, #-4]
 800c838:	d8d9      	bhi.n	800c7ee <__gethex+0x352>
 800c83a:	68a3      	ldr	r3, [r4, #8]
 800c83c:	459b      	cmp	fp, r3
 800c83e:	db17      	blt.n	800c870 <__gethex+0x3d4>
 800c840:	6861      	ldr	r1, [r4, #4]
 800c842:	9801      	ldr	r0, [sp, #4]
 800c844:	3101      	adds	r1, #1
 800c846:	f000 f9c3 	bl	800cbd0 <_Balloc>
 800c84a:	4681      	mov	r9, r0
 800c84c:	b918      	cbnz	r0, 800c856 <__gethex+0x3ba>
 800c84e:	4b1a      	ldr	r3, [pc, #104]	@ (800c8b8 <__gethex+0x41c>)
 800c850:	4602      	mov	r2, r0
 800c852:	2184      	movs	r1, #132	@ 0x84
 800c854:	e6c5      	b.n	800c5e2 <__gethex+0x146>
 800c856:	6922      	ldr	r2, [r4, #16]
 800c858:	3202      	adds	r2, #2
 800c85a:	f104 010c 	add.w	r1, r4, #12
 800c85e:	0092      	lsls	r2, r2, #2
 800c860:	300c      	adds	r0, #12
 800c862:	f7fe fefc 	bl	800b65e <memcpy>
 800c866:	4621      	mov	r1, r4
 800c868:	9801      	ldr	r0, [sp, #4]
 800c86a:	f000 f9f1 	bl	800cc50 <_Bfree>
 800c86e:	464c      	mov	r4, r9
 800c870:	6923      	ldr	r3, [r4, #16]
 800c872:	1c5a      	adds	r2, r3, #1
 800c874:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c878:	6122      	str	r2, [r4, #16]
 800c87a:	2201      	movs	r2, #1
 800c87c:	615a      	str	r2, [r3, #20]
 800c87e:	e7be      	b.n	800c7fe <__gethex+0x362>
 800c880:	6922      	ldr	r2, [r4, #16]
 800c882:	455a      	cmp	r2, fp
 800c884:	dd0b      	ble.n	800c89e <__gethex+0x402>
 800c886:	2101      	movs	r1, #1
 800c888:	4620      	mov	r0, r4
 800c88a:	f7ff fd9f 	bl	800c3cc <rshift>
 800c88e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c892:	3701      	adds	r7, #1
 800c894:	42bb      	cmp	r3, r7
 800c896:	f6ff aee0 	blt.w	800c65a <__gethex+0x1be>
 800c89a:	2501      	movs	r5, #1
 800c89c:	e7c2      	b.n	800c824 <__gethex+0x388>
 800c89e:	f016 061f 	ands.w	r6, r6, #31
 800c8a2:	d0fa      	beq.n	800c89a <__gethex+0x3fe>
 800c8a4:	4453      	add	r3, sl
 800c8a6:	f1c6 0620 	rsb	r6, r6, #32
 800c8aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c8ae:	f000 fa81 	bl	800cdb4 <__hi0bits>
 800c8b2:	42b0      	cmp	r0, r6
 800c8b4:	dbe7      	blt.n	800c886 <__gethex+0x3ea>
 800c8b6:	e7f0      	b.n	800c89a <__gethex+0x3fe>
 800c8b8:	080162b9 	.word	0x080162b9

0800c8bc <L_shift>:
 800c8bc:	f1c2 0208 	rsb	r2, r2, #8
 800c8c0:	0092      	lsls	r2, r2, #2
 800c8c2:	b570      	push	{r4, r5, r6, lr}
 800c8c4:	f1c2 0620 	rsb	r6, r2, #32
 800c8c8:	6843      	ldr	r3, [r0, #4]
 800c8ca:	6804      	ldr	r4, [r0, #0]
 800c8cc:	fa03 f506 	lsl.w	r5, r3, r6
 800c8d0:	432c      	orrs	r4, r5
 800c8d2:	40d3      	lsrs	r3, r2
 800c8d4:	6004      	str	r4, [r0, #0]
 800c8d6:	f840 3f04 	str.w	r3, [r0, #4]!
 800c8da:	4288      	cmp	r0, r1
 800c8dc:	d3f4      	bcc.n	800c8c8 <L_shift+0xc>
 800c8de:	bd70      	pop	{r4, r5, r6, pc}

0800c8e0 <__match>:
 800c8e0:	b530      	push	{r4, r5, lr}
 800c8e2:	6803      	ldr	r3, [r0, #0]
 800c8e4:	3301      	adds	r3, #1
 800c8e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c8ea:	b914      	cbnz	r4, 800c8f2 <__match+0x12>
 800c8ec:	6003      	str	r3, [r0, #0]
 800c8ee:	2001      	movs	r0, #1
 800c8f0:	bd30      	pop	{r4, r5, pc}
 800c8f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c8fa:	2d19      	cmp	r5, #25
 800c8fc:	bf98      	it	ls
 800c8fe:	3220      	addls	r2, #32
 800c900:	42a2      	cmp	r2, r4
 800c902:	d0f0      	beq.n	800c8e6 <__match+0x6>
 800c904:	2000      	movs	r0, #0
 800c906:	e7f3      	b.n	800c8f0 <__match+0x10>

0800c908 <__hexnan>:
 800c908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c90c:	680b      	ldr	r3, [r1, #0]
 800c90e:	6801      	ldr	r1, [r0, #0]
 800c910:	115e      	asrs	r6, r3, #5
 800c912:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c916:	f013 031f 	ands.w	r3, r3, #31
 800c91a:	b087      	sub	sp, #28
 800c91c:	bf18      	it	ne
 800c91e:	3604      	addne	r6, #4
 800c920:	2500      	movs	r5, #0
 800c922:	1f37      	subs	r7, r6, #4
 800c924:	4682      	mov	sl, r0
 800c926:	4690      	mov	r8, r2
 800c928:	9301      	str	r3, [sp, #4]
 800c92a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c92e:	46b9      	mov	r9, r7
 800c930:	463c      	mov	r4, r7
 800c932:	9502      	str	r5, [sp, #8]
 800c934:	46ab      	mov	fp, r5
 800c936:	784a      	ldrb	r2, [r1, #1]
 800c938:	1c4b      	adds	r3, r1, #1
 800c93a:	9303      	str	r3, [sp, #12]
 800c93c:	b342      	cbz	r2, 800c990 <__hexnan+0x88>
 800c93e:	4610      	mov	r0, r2
 800c940:	9105      	str	r1, [sp, #20]
 800c942:	9204      	str	r2, [sp, #16]
 800c944:	f7ff fd94 	bl	800c470 <__hexdig_fun>
 800c948:	2800      	cmp	r0, #0
 800c94a:	d151      	bne.n	800c9f0 <__hexnan+0xe8>
 800c94c:	9a04      	ldr	r2, [sp, #16]
 800c94e:	9905      	ldr	r1, [sp, #20]
 800c950:	2a20      	cmp	r2, #32
 800c952:	d818      	bhi.n	800c986 <__hexnan+0x7e>
 800c954:	9b02      	ldr	r3, [sp, #8]
 800c956:	459b      	cmp	fp, r3
 800c958:	dd13      	ble.n	800c982 <__hexnan+0x7a>
 800c95a:	454c      	cmp	r4, r9
 800c95c:	d206      	bcs.n	800c96c <__hexnan+0x64>
 800c95e:	2d07      	cmp	r5, #7
 800c960:	dc04      	bgt.n	800c96c <__hexnan+0x64>
 800c962:	462a      	mov	r2, r5
 800c964:	4649      	mov	r1, r9
 800c966:	4620      	mov	r0, r4
 800c968:	f7ff ffa8 	bl	800c8bc <L_shift>
 800c96c:	4544      	cmp	r4, r8
 800c96e:	d952      	bls.n	800ca16 <__hexnan+0x10e>
 800c970:	2300      	movs	r3, #0
 800c972:	f1a4 0904 	sub.w	r9, r4, #4
 800c976:	f844 3c04 	str.w	r3, [r4, #-4]
 800c97a:	f8cd b008 	str.w	fp, [sp, #8]
 800c97e:	464c      	mov	r4, r9
 800c980:	461d      	mov	r5, r3
 800c982:	9903      	ldr	r1, [sp, #12]
 800c984:	e7d7      	b.n	800c936 <__hexnan+0x2e>
 800c986:	2a29      	cmp	r2, #41	@ 0x29
 800c988:	d157      	bne.n	800ca3a <__hexnan+0x132>
 800c98a:	3102      	adds	r1, #2
 800c98c:	f8ca 1000 	str.w	r1, [sl]
 800c990:	f1bb 0f00 	cmp.w	fp, #0
 800c994:	d051      	beq.n	800ca3a <__hexnan+0x132>
 800c996:	454c      	cmp	r4, r9
 800c998:	d206      	bcs.n	800c9a8 <__hexnan+0xa0>
 800c99a:	2d07      	cmp	r5, #7
 800c99c:	dc04      	bgt.n	800c9a8 <__hexnan+0xa0>
 800c99e:	462a      	mov	r2, r5
 800c9a0:	4649      	mov	r1, r9
 800c9a2:	4620      	mov	r0, r4
 800c9a4:	f7ff ff8a 	bl	800c8bc <L_shift>
 800c9a8:	4544      	cmp	r4, r8
 800c9aa:	d936      	bls.n	800ca1a <__hexnan+0x112>
 800c9ac:	f1a8 0204 	sub.w	r2, r8, #4
 800c9b0:	4623      	mov	r3, r4
 800c9b2:	f853 1b04 	ldr.w	r1, [r3], #4
 800c9b6:	f842 1f04 	str.w	r1, [r2, #4]!
 800c9ba:	429f      	cmp	r7, r3
 800c9bc:	d2f9      	bcs.n	800c9b2 <__hexnan+0xaa>
 800c9be:	1b3b      	subs	r3, r7, r4
 800c9c0:	f023 0303 	bic.w	r3, r3, #3
 800c9c4:	3304      	adds	r3, #4
 800c9c6:	3401      	adds	r4, #1
 800c9c8:	3e03      	subs	r6, #3
 800c9ca:	42b4      	cmp	r4, r6
 800c9cc:	bf88      	it	hi
 800c9ce:	2304      	movhi	r3, #4
 800c9d0:	4443      	add	r3, r8
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	f843 2b04 	str.w	r2, [r3], #4
 800c9d8:	429f      	cmp	r7, r3
 800c9da:	d2fb      	bcs.n	800c9d4 <__hexnan+0xcc>
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	b91b      	cbnz	r3, 800c9e8 <__hexnan+0xe0>
 800c9e0:	4547      	cmp	r7, r8
 800c9e2:	d128      	bne.n	800ca36 <__hexnan+0x12e>
 800c9e4:	2301      	movs	r3, #1
 800c9e6:	603b      	str	r3, [r7, #0]
 800c9e8:	2005      	movs	r0, #5
 800c9ea:	b007      	add	sp, #28
 800c9ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9f0:	3501      	adds	r5, #1
 800c9f2:	2d08      	cmp	r5, #8
 800c9f4:	f10b 0b01 	add.w	fp, fp, #1
 800c9f8:	dd06      	ble.n	800ca08 <__hexnan+0x100>
 800c9fa:	4544      	cmp	r4, r8
 800c9fc:	d9c1      	bls.n	800c982 <__hexnan+0x7a>
 800c9fe:	2300      	movs	r3, #0
 800ca00:	f844 3c04 	str.w	r3, [r4, #-4]
 800ca04:	2501      	movs	r5, #1
 800ca06:	3c04      	subs	r4, #4
 800ca08:	6822      	ldr	r2, [r4, #0]
 800ca0a:	f000 000f 	and.w	r0, r0, #15
 800ca0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ca12:	6020      	str	r0, [r4, #0]
 800ca14:	e7b5      	b.n	800c982 <__hexnan+0x7a>
 800ca16:	2508      	movs	r5, #8
 800ca18:	e7b3      	b.n	800c982 <__hexnan+0x7a>
 800ca1a:	9b01      	ldr	r3, [sp, #4]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d0dd      	beq.n	800c9dc <__hexnan+0xd4>
 800ca20:	f1c3 0320 	rsb	r3, r3, #32
 800ca24:	f04f 32ff 	mov.w	r2, #4294967295
 800ca28:	40da      	lsrs	r2, r3
 800ca2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ca2e:	4013      	ands	r3, r2
 800ca30:	f846 3c04 	str.w	r3, [r6, #-4]
 800ca34:	e7d2      	b.n	800c9dc <__hexnan+0xd4>
 800ca36:	3f04      	subs	r7, #4
 800ca38:	e7d0      	b.n	800c9dc <__hexnan+0xd4>
 800ca3a:	2004      	movs	r0, #4
 800ca3c:	e7d5      	b.n	800c9ea <__hexnan+0xe2>
	...

0800ca40 <malloc>:
 800ca40:	4b02      	ldr	r3, [pc, #8]	@ (800ca4c <malloc+0xc>)
 800ca42:	4601      	mov	r1, r0
 800ca44:	6818      	ldr	r0, [r3, #0]
 800ca46:	f000 b825 	b.w	800ca94 <_malloc_r>
 800ca4a:	bf00      	nop
 800ca4c:	200001d0 	.word	0x200001d0

0800ca50 <sbrk_aligned>:
 800ca50:	b570      	push	{r4, r5, r6, lr}
 800ca52:	4e0f      	ldr	r6, [pc, #60]	@ (800ca90 <sbrk_aligned+0x40>)
 800ca54:	460c      	mov	r4, r1
 800ca56:	6831      	ldr	r1, [r6, #0]
 800ca58:	4605      	mov	r5, r0
 800ca5a:	b911      	cbnz	r1, 800ca62 <sbrk_aligned+0x12>
 800ca5c:	f000 ff94 	bl	800d988 <_sbrk_r>
 800ca60:	6030      	str	r0, [r6, #0]
 800ca62:	4621      	mov	r1, r4
 800ca64:	4628      	mov	r0, r5
 800ca66:	f000 ff8f 	bl	800d988 <_sbrk_r>
 800ca6a:	1c43      	adds	r3, r0, #1
 800ca6c:	d103      	bne.n	800ca76 <sbrk_aligned+0x26>
 800ca6e:	f04f 34ff 	mov.w	r4, #4294967295
 800ca72:	4620      	mov	r0, r4
 800ca74:	bd70      	pop	{r4, r5, r6, pc}
 800ca76:	1cc4      	adds	r4, r0, #3
 800ca78:	f024 0403 	bic.w	r4, r4, #3
 800ca7c:	42a0      	cmp	r0, r4
 800ca7e:	d0f8      	beq.n	800ca72 <sbrk_aligned+0x22>
 800ca80:	1a21      	subs	r1, r4, r0
 800ca82:	4628      	mov	r0, r5
 800ca84:	f000 ff80 	bl	800d988 <_sbrk_r>
 800ca88:	3001      	adds	r0, #1
 800ca8a:	d1f2      	bne.n	800ca72 <sbrk_aligned+0x22>
 800ca8c:	e7ef      	b.n	800ca6e <sbrk_aligned+0x1e>
 800ca8e:	bf00      	nop
 800ca90:	20006c08 	.word	0x20006c08

0800ca94 <_malloc_r>:
 800ca94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca98:	1ccd      	adds	r5, r1, #3
 800ca9a:	f025 0503 	bic.w	r5, r5, #3
 800ca9e:	3508      	adds	r5, #8
 800caa0:	2d0c      	cmp	r5, #12
 800caa2:	bf38      	it	cc
 800caa4:	250c      	movcc	r5, #12
 800caa6:	2d00      	cmp	r5, #0
 800caa8:	4606      	mov	r6, r0
 800caaa:	db01      	blt.n	800cab0 <_malloc_r+0x1c>
 800caac:	42a9      	cmp	r1, r5
 800caae:	d904      	bls.n	800caba <_malloc_r+0x26>
 800cab0:	230c      	movs	r3, #12
 800cab2:	6033      	str	r3, [r6, #0]
 800cab4:	2000      	movs	r0, #0
 800cab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800caba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cb90 <_malloc_r+0xfc>
 800cabe:	f000 f87b 	bl	800cbb8 <__malloc_lock>
 800cac2:	f8d8 3000 	ldr.w	r3, [r8]
 800cac6:	461c      	mov	r4, r3
 800cac8:	bb44      	cbnz	r4, 800cb1c <_malloc_r+0x88>
 800caca:	4629      	mov	r1, r5
 800cacc:	4630      	mov	r0, r6
 800cace:	f7ff ffbf 	bl	800ca50 <sbrk_aligned>
 800cad2:	1c43      	adds	r3, r0, #1
 800cad4:	4604      	mov	r4, r0
 800cad6:	d158      	bne.n	800cb8a <_malloc_r+0xf6>
 800cad8:	f8d8 4000 	ldr.w	r4, [r8]
 800cadc:	4627      	mov	r7, r4
 800cade:	2f00      	cmp	r7, #0
 800cae0:	d143      	bne.n	800cb6a <_malloc_r+0xd6>
 800cae2:	2c00      	cmp	r4, #0
 800cae4:	d04b      	beq.n	800cb7e <_malloc_r+0xea>
 800cae6:	6823      	ldr	r3, [r4, #0]
 800cae8:	4639      	mov	r1, r7
 800caea:	4630      	mov	r0, r6
 800caec:	eb04 0903 	add.w	r9, r4, r3
 800caf0:	f000 ff4a 	bl	800d988 <_sbrk_r>
 800caf4:	4581      	cmp	r9, r0
 800caf6:	d142      	bne.n	800cb7e <_malloc_r+0xea>
 800caf8:	6821      	ldr	r1, [r4, #0]
 800cafa:	1a6d      	subs	r5, r5, r1
 800cafc:	4629      	mov	r1, r5
 800cafe:	4630      	mov	r0, r6
 800cb00:	f7ff ffa6 	bl	800ca50 <sbrk_aligned>
 800cb04:	3001      	adds	r0, #1
 800cb06:	d03a      	beq.n	800cb7e <_malloc_r+0xea>
 800cb08:	6823      	ldr	r3, [r4, #0]
 800cb0a:	442b      	add	r3, r5
 800cb0c:	6023      	str	r3, [r4, #0]
 800cb0e:	f8d8 3000 	ldr.w	r3, [r8]
 800cb12:	685a      	ldr	r2, [r3, #4]
 800cb14:	bb62      	cbnz	r2, 800cb70 <_malloc_r+0xdc>
 800cb16:	f8c8 7000 	str.w	r7, [r8]
 800cb1a:	e00f      	b.n	800cb3c <_malloc_r+0xa8>
 800cb1c:	6822      	ldr	r2, [r4, #0]
 800cb1e:	1b52      	subs	r2, r2, r5
 800cb20:	d420      	bmi.n	800cb64 <_malloc_r+0xd0>
 800cb22:	2a0b      	cmp	r2, #11
 800cb24:	d917      	bls.n	800cb56 <_malloc_r+0xc2>
 800cb26:	1961      	adds	r1, r4, r5
 800cb28:	42a3      	cmp	r3, r4
 800cb2a:	6025      	str	r5, [r4, #0]
 800cb2c:	bf18      	it	ne
 800cb2e:	6059      	strne	r1, [r3, #4]
 800cb30:	6863      	ldr	r3, [r4, #4]
 800cb32:	bf08      	it	eq
 800cb34:	f8c8 1000 	streq.w	r1, [r8]
 800cb38:	5162      	str	r2, [r4, r5]
 800cb3a:	604b      	str	r3, [r1, #4]
 800cb3c:	4630      	mov	r0, r6
 800cb3e:	f000 f841 	bl	800cbc4 <__malloc_unlock>
 800cb42:	f104 000b 	add.w	r0, r4, #11
 800cb46:	1d23      	adds	r3, r4, #4
 800cb48:	f020 0007 	bic.w	r0, r0, #7
 800cb4c:	1ac2      	subs	r2, r0, r3
 800cb4e:	bf1c      	itt	ne
 800cb50:	1a1b      	subne	r3, r3, r0
 800cb52:	50a3      	strne	r3, [r4, r2]
 800cb54:	e7af      	b.n	800cab6 <_malloc_r+0x22>
 800cb56:	6862      	ldr	r2, [r4, #4]
 800cb58:	42a3      	cmp	r3, r4
 800cb5a:	bf0c      	ite	eq
 800cb5c:	f8c8 2000 	streq.w	r2, [r8]
 800cb60:	605a      	strne	r2, [r3, #4]
 800cb62:	e7eb      	b.n	800cb3c <_malloc_r+0xa8>
 800cb64:	4623      	mov	r3, r4
 800cb66:	6864      	ldr	r4, [r4, #4]
 800cb68:	e7ae      	b.n	800cac8 <_malloc_r+0x34>
 800cb6a:	463c      	mov	r4, r7
 800cb6c:	687f      	ldr	r7, [r7, #4]
 800cb6e:	e7b6      	b.n	800cade <_malloc_r+0x4a>
 800cb70:	461a      	mov	r2, r3
 800cb72:	685b      	ldr	r3, [r3, #4]
 800cb74:	42a3      	cmp	r3, r4
 800cb76:	d1fb      	bne.n	800cb70 <_malloc_r+0xdc>
 800cb78:	2300      	movs	r3, #0
 800cb7a:	6053      	str	r3, [r2, #4]
 800cb7c:	e7de      	b.n	800cb3c <_malloc_r+0xa8>
 800cb7e:	230c      	movs	r3, #12
 800cb80:	6033      	str	r3, [r6, #0]
 800cb82:	4630      	mov	r0, r6
 800cb84:	f000 f81e 	bl	800cbc4 <__malloc_unlock>
 800cb88:	e794      	b.n	800cab4 <_malloc_r+0x20>
 800cb8a:	6005      	str	r5, [r0, #0]
 800cb8c:	e7d6      	b.n	800cb3c <_malloc_r+0xa8>
 800cb8e:	bf00      	nop
 800cb90:	20006c0c 	.word	0x20006c0c

0800cb94 <__ascii_mbtowc>:
 800cb94:	b082      	sub	sp, #8
 800cb96:	b901      	cbnz	r1, 800cb9a <__ascii_mbtowc+0x6>
 800cb98:	a901      	add	r1, sp, #4
 800cb9a:	b142      	cbz	r2, 800cbae <__ascii_mbtowc+0x1a>
 800cb9c:	b14b      	cbz	r3, 800cbb2 <__ascii_mbtowc+0x1e>
 800cb9e:	7813      	ldrb	r3, [r2, #0]
 800cba0:	600b      	str	r3, [r1, #0]
 800cba2:	7812      	ldrb	r2, [r2, #0]
 800cba4:	1e10      	subs	r0, r2, #0
 800cba6:	bf18      	it	ne
 800cba8:	2001      	movne	r0, #1
 800cbaa:	b002      	add	sp, #8
 800cbac:	4770      	bx	lr
 800cbae:	4610      	mov	r0, r2
 800cbb0:	e7fb      	b.n	800cbaa <__ascii_mbtowc+0x16>
 800cbb2:	f06f 0001 	mvn.w	r0, #1
 800cbb6:	e7f8      	b.n	800cbaa <__ascii_mbtowc+0x16>

0800cbb8 <__malloc_lock>:
 800cbb8:	4801      	ldr	r0, [pc, #4]	@ (800cbc0 <__malloc_lock+0x8>)
 800cbba:	f7fe bd46 	b.w	800b64a <__retarget_lock_acquire_recursive>
 800cbbe:	bf00      	nop
 800cbc0:	20006c04 	.word	0x20006c04

0800cbc4 <__malloc_unlock>:
 800cbc4:	4801      	ldr	r0, [pc, #4]	@ (800cbcc <__malloc_unlock+0x8>)
 800cbc6:	f7fe bd41 	b.w	800b64c <__retarget_lock_release_recursive>
 800cbca:	bf00      	nop
 800cbcc:	20006c04 	.word	0x20006c04

0800cbd0 <_Balloc>:
 800cbd0:	b570      	push	{r4, r5, r6, lr}
 800cbd2:	69c6      	ldr	r6, [r0, #28]
 800cbd4:	4604      	mov	r4, r0
 800cbd6:	460d      	mov	r5, r1
 800cbd8:	b976      	cbnz	r6, 800cbf8 <_Balloc+0x28>
 800cbda:	2010      	movs	r0, #16
 800cbdc:	f7ff ff30 	bl	800ca40 <malloc>
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	61e0      	str	r0, [r4, #28]
 800cbe4:	b920      	cbnz	r0, 800cbf0 <_Balloc+0x20>
 800cbe6:	4b18      	ldr	r3, [pc, #96]	@ (800cc48 <_Balloc+0x78>)
 800cbe8:	4818      	ldr	r0, [pc, #96]	@ (800cc4c <_Balloc+0x7c>)
 800cbea:	216b      	movs	r1, #107	@ 0x6b
 800cbec:	f000 fedc 	bl	800d9a8 <__assert_func>
 800cbf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cbf4:	6006      	str	r6, [r0, #0]
 800cbf6:	60c6      	str	r6, [r0, #12]
 800cbf8:	69e6      	ldr	r6, [r4, #28]
 800cbfa:	68f3      	ldr	r3, [r6, #12]
 800cbfc:	b183      	cbz	r3, 800cc20 <_Balloc+0x50>
 800cbfe:	69e3      	ldr	r3, [r4, #28]
 800cc00:	68db      	ldr	r3, [r3, #12]
 800cc02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cc06:	b9b8      	cbnz	r0, 800cc38 <_Balloc+0x68>
 800cc08:	2101      	movs	r1, #1
 800cc0a:	fa01 f605 	lsl.w	r6, r1, r5
 800cc0e:	1d72      	adds	r2, r6, #5
 800cc10:	0092      	lsls	r2, r2, #2
 800cc12:	4620      	mov	r0, r4
 800cc14:	f000 fee6 	bl	800d9e4 <_calloc_r>
 800cc18:	b160      	cbz	r0, 800cc34 <_Balloc+0x64>
 800cc1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cc1e:	e00e      	b.n	800cc3e <_Balloc+0x6e>
 800cc20:	2221      	movs	r2, #33	@ 0x21
 800cc22:	2104      	movs	r1, #4
 800cc24:	4620      	mov	r0, r4
 800cc26:	f000 fedd 	bl	800d9e4 <_calloc_r>
 800cc2a:	69e3      	ldr	r3, [r4, #28]
 800cc2c:	60f0      	str	r0, [r6, #12]
 800cc2e:	68db      	ldr	r3, [r3, #12]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d1e4      	bne.n	800cbfe <_Balloc+0x2e>
 800cc34:	2000      	movs	r0, #0
 800cc36:	bd70      	pop	{r4, r5, r6, pc}
 800cc38:	6802      	ldr	r2, [r0, #0]
 800cc3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cc3e:	2300      	movs	r3, #0
 800cc40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cc44:	e7f7      	b.n	800cc36 <_Balloc+0x66>
 800cc46:	bf00      	nop
 800cc48:	0801624a 	.word	0x0801624a
 800cc4c:	0801632a 	.word	0x0801632a

0800cc50 <_Bfree>:
 800cc50:	b570      	push	{r4, r5, r6, lr}
 800cc52:	69c6      	ldr	r6, [r0, #28]
 800cc54:	4605      	mov	r5, r0
 800cc56:	460c      	mov	r4, r1
 800cc58:	b976      	cbnz	r6, 800cc78 <_Bfree+0x28>
 800cc5a:	2010      	movs	r0, #16
 800cc5c:	f7ff fef0 	bl	800ca40 <malloc>
 800cc60:	4602      	mov	r2, r0
 800cc62:	61e8      	str	r0, [r5, #28]
 800cc64:	b920      	cbnz	r0, 800cc70 <_Bfree+0x20>
 800cc66:	4b09      	ldr	r3, [pc, #36]	@ (800cc8c <_Bfree+0x3c>)
 800cc68:	4809      	ldr	r0, [pc, #36]	@ (800cc90 <_Bfree+0x40>)
 800cc6a:	218f      	movs	r1, #143	@ 0x8f
 800cc6c:	f000 fe9c 	bl	800d9a8 <__assert_func>
 800cc70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc74:	6006      	str	r6, [r0, #0]
 800cc76:	60c6      	str	r6, [r0, #12]
 800cc78:	b13c      	cbz	r4, 800cc8a <_Bfree+0x3a>
 800cc7a:	69eb      	ldr	r3, [r5, #28]
 800cc7c:	6862      	ldr	r2, [r4, #4]
 800cc7e:	68db      	ldr	r3, [r3, #12]
 800cc80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cc84:	6021      	str	r1, [r4, #0]
 800cc86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cc8a:	bd70      	pop	{r4, r5, r6, pc}
 800cc8c:	0801624a 	.word	0x0801624a
 800cc90:	0801632a 	.word	0x0801632a

0800cc94 <__multadd>:
 800cc94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc98:	690d      	ldr	r5, [r1, #16]
 800cc9a:	4607      	mov	r7, r0
 800cc9c:	460c      	mov	r4, r1
 800cc9e:	461e      	mov	r6, r3
 800cca0:	f101 0c14 	add.w	ip, r1, #20
 800cca4:	2000      	movs	r0, #0
 800cca6:	f8dc 3000 	ldr.w	r3, [ip]
 800ccaa:	b299      	uxth	r1, r3
 800ccac:	fb02 6101 	mla	r1, r2, r1, r6
 800ccb0:	0c1e      	lsrs	r6, r3, #16
 800ccb2:	0c0b      	lsrs	r3, r1, #16
 800ccb4:	fb02 3306 	mla	r3, r2, r6, r3
 800ccb8:	b289      	uxth	r1, r1
 800ccba:	3001      	adds	r0, #1
 800ccbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ccc0:	4285      	cmp	r5, r0
 800ccc2:	f84c 1b04 	str.w	r1, [ip], #4
 800ccc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ccca:	dcec      	bgt.n	800cca6 <__multadd+0x12>
 800cccc:	b30e      	cbz	r6, 800cd12 <__multadd+0x7e>
 800ccce:	68a3      	ldr	r3, [r4, #8]
 800ccd0:	42ab      	cmp	r3, r5
 800ccd2:	dc19      	bgt.n	800cd08 <__multadd+0x74>
 800ccd4:	6861      	ldr	r1, [r4, #4]
 800ccd6:	4638      	mov	r0, r7
 800ccd8:	3101      	adds	r1, #1
 800ccda:	f7ff ff79 	bl	800cbd0 <_Balloc>
 800ccde:	4680      	mov	r8, r0
 800cce0:	b928      	cbnz	r0, 800ccee <__multadd+0x5a>
 800cce2:	4602      	mov	r2, r0
 800cce4:	4b0c      	ldr	r3, [pc, #48]	@ (800cd18 <__multadd+0x84>)
 800cce6:	480d      	ldr	r0, [pc, #52]	@ (800cd1c <__multadd+0x88>)
 800cce8:	21ba      	movs	r1, #186	@ 0xba
 800ccea:	f000 fe5d 	bl	800d9a8 <__assert_func>
 800ccee:	6922      	ldr	r2, [r4, #16]
 800ccf0:	3202      	adds	r2, #2
 800ccf2:	f104 010c 	add.w	r1, r4, #12
 800ccf6:	0092      	lsls	r2, r2, #2
 800ccf8:	300c      	adds	r0, #12
 800ccfa:	f7fe fcb0 	bl	800b65e <memcpy>
 800ccfe:	4621      	mov	r1, r4
 800cd00:	4638      	mov	r0, r7
 800cd02:	f7ff ffa5 	bl	800cc50 <_Bfree>
 800cd06:	4644      	mov	r4, r8
 800cd08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cd0c:	3501      	adds	r5, #1
 800cd0e:	615e      	str	r6, [r3, #20]
 800cd10:	6125      	str	r5, [r4, #16]
 800cd12:	4620      	mov	r0, r4
 800cd14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd18:	080162b9 	.word	0x080162b9
 800cd1c:	0801632a 	.word	0x0801632a

0800cd20 <__s2b>:
 800cd20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd24:	460c      	mov	r4, r1
 800cd26:	4615      	mov	r5, r2
 800cd28:	461f      	mov	r7, r3
 800cd2a:	2209      	movs	r2, #9
 800cd2c:	3308      	adds	r3, #8
 800cd2e:	4606      	mov	r6, r0
 800cd30:	fb93 f3f2 	sdiv	r3, r3, r2
 800cd34:	2100      	movs	r1, #0
 800cd36:	2201      	movs	r2, #1
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	db09      	blt.n	800cd50 <__s2b+0x30>
 800cd3c:	4630      	mov	r0, r6
 800cd3e:	f7ff ff47 	bl	800cbd0 <_Balloc>
 800cd42:	b940      	cbnz	r0, 800cd56 <__s2b+0x36>
 800cd44:	4602      	mov	r2, r0
 800cd46:	4b19      	ldr	r3, [pc, #100]	@ (800cdac <__s2b+0x8c>)
 800cd48:	4819      	ldr	r0, [pc, #100]	@ (800cdb0 <__s2b+0x90>)
 800cd4a:	21d3      	movs	r1, #211	@ 0xd3
 800cd4c:	f000 fe2c 	bl	800d9a8 <__assert_func>
 800cd50:	0052      	lsls	r2, r2, #1
 800cd52:	3101      	adds	r1, #1
 800cd54:	e7f0      	b.n	800cd38 <__s2b+0x18>
 800cd56:	9b08      	ldr	r3, [sp, #32]
 800cd58:	6143      	str	r3, [r0, #20]
 800cd5a:	2d09      	cmp	r5, #9
 800cd5c:	f04f 0301 	mov.w	r3, #1
 800cd60:	6103      	str	r3, [r0, #16]
 800cd62:	dd16      	ble.n	800cd92 <__s2b+0x72>
 800cd64:	f104 0909 	add.w	r9, r4, #9
 800cd68:	46c8      	mov	r8, r9
 800cd6a:	442c      	add	r4, r5
 800cd6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cd70:	4601      	mov	r1, r0
 800cd72:	3b30      	subs	r3, #48	@ 0x30
 800cd74:	220a      	movs	r2, #10
 800cd76:	4630      	mov	r0, r6
 800cd78:	f7ff ff8c 	bl	800cc94 <__multadd>
 800cd7c:	45a0      	cmp	r8, r4
 800cd7e:	d1f5      	bne.n	800cd6c <__s2b+0x4c>
 800cd80:	f1a5 0408 	sub.w	r4, r5, #8
 800cd84:	444c      	add	r4, r9
 800cd86:	1b2d      	subs	r5, r5, r4
 800cd88:	1963      	adds	r3, r4, r5
 800cd8a:	42bb      	cmp	r3, r7
 800cd8c:	db04      	blt.n	800cd98 <__s2b+0x78>
 800cd8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd92:	340a      	adds	r4, #10
 800cd94:	2509      	movs	r5, #9
 800cd96:	e7f6      	b.n	800cd86 <__s2b+0x66>
 800cd98:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cd9c:	4601      	mov	r1, r0
 800cd9e:	3b30      	subs	r3, #48	@ 0x30
 800cda0:	220a      	movs	r2, #10
 800cda2:	4630      	mov	r0, r6
 800cda4:	f7ff ff76 	bl	800cc94 <__multadd>
 800cda8:	e7ee      	b.n	800cd88 <__s2b+0x68>
 800cdaa:	bf00      	nop
 800cdac:	080162b9 	.word	0x080162b9
 800cdb0:	0801632a 	.word	0x0801632a

0800cdb4 <__hi0bits>:
 800cdb4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cdb8:	4603      	mov	r3, r0
 800cdba:	bf36      	itet	cc
 800cdbc:	0403      	lslcc	r3, r0, #16
 800cdbe:	2000      	movcs	r0, #0
 800cdc0:	2010      	movcc	r0, #16
 800cdc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cdc6:	bf3c      	itt	cc
 800cdc8:	021b      	lslcc	r3, r3, #8
 800cdca:	3008      	addcc	r0, #8
 800cdcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdd0:	bf3c      	itt	cc
 800cdd2:	011b      	lslcc	r3, r3, #4
 800cdd4:	3004      	addcc	r0, #4
 800cdd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdda:	bf3c      	itt	cc
 800cddc:	009b      	lslcc	r3, r3, #2
 800cdde:	3002      	addcc	r0, #2
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	db05      	blt.n	800cdf0 <__hi0bits+0x3c>
 800cde4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cde8:	f100 0001 	add.w	r0, r0, #1
 800cdec:	bf08      	it	eq
 800cdee:	2020      	moveq	r0, #32
 800cdf0:	4770      	bx	lr

0800cdf2 <__lo0bits>:
 800cdf2:	6803      	ldr	r3, [r0, #0]
 800cdf4:	4602      	mov	r2, r0
 800cdf6:	f013 0007 	ands.w	r0, r3, #7
 800cdfa:	d00b      	beq.n	800ce14 <__lo0bits+0x22>
 800cdfc:	07d9      	lsls	r1, r3, #31
 800cdfe:	d421      	bmi.n	800ce44 <__lo0bits+0x52>
 800ce00:	0798      	lsls	r0, r3, #30
 800ce02:	bf49      	itett	mi
 800ce04:	085b      	lsrmi	r3, r3, #1
 800ce06:	089b      	lsrpl	r3, r3, #2
 800ce08:	2001      	movmi	r0, #1
 800ce0a:	6013      	strmi	r3, [r2, #0]
 800ce0c:	bf5c      	itt	pl
 800ce0e:	6013      	strpl	r3, [r2, #0]
 800ce10:	2002      	movpl	r0, #2
 800ce12:	4770      	bx	lr
 800ce14:	b299      	uxth	r1, r3
 800ce16:	b909      	cbnz	r1, 800ce1c <__lo0bits+0x2a>
 800ce18:	0c1b      	lsrs	r3, r3, #16
 800ce1a:	2010      	movs	r0, #16
 800ce1c:	b2d9      	uxtb	r1, r3
 800ce1e:	b909      	cbnz	r1, 800ce24 <__lo0bits+0x32>
 800ce20:	3008      	adds	r0, #8
 800ce22:	0a1b      	lsrs	r3, r3, #8
 800ce24:	0719      	lsls	r1, r3, #28
 800ce26:	bf04      	itt	eq
 800ce28:	091b      	lsreq	r3, r3, #4
 800ce2a:	3004      	addeq	r0, #4
 800ce2c:	0799      	lsls	r1, r3, #30
 800ce2e:	bf04      	itt	eq
 800ce30:	089b      	lsreq	r3, r3, #2
 800ce32:	3002      	addeq	r0, #2
 800ce34:	07d9      	lsls	r1, r3, #31
 800ce36:	d403      	bmi.n	800ce40 <__lo0bits+0x4e>
 800ce38:	085b      	lsrs	r3, r3, #1
 800ce3a:	f100 0001 	add.w	r0, r0, #1
 800ce3e:	d003      	beq.n	800ce48 <__lo0bits+0x56>
 800ce40:	6013      	str	r3, [r2, #0]
 800ce42:	4770      	bx	lr
 800ce44:	2000      	movs	r0, #0
 800ce46:	4770      	bx	lr
 800ce48:	2020      	movs	r0, #32
 800ce4a:	4770      	bx	lr

0800ce4c <__i2b>:
 800ce4c:	b510      	push	{r4, lr}
 800ce4e:	460c      	mov	r4, r1
 800ce50:	2101      	movs	r1, #1
 800ce52:	f7ff febd 	bl	800cbd0 <_Balloc>
 800ce56:	4602      	mov	r2, r0
 800ce58:	b928      	cbnz	r0, 800ce66 <__i2b+0x1a>
 800ce5a:	4b05      	ldr	r3, [pc, #20]	@ (800ce70 <__i2b+0x24>)
 800ce5c:	4805      	ldr	r0, [pc, #20]	@ (800ce74 <__i2b+0x28>)
 800ce5e:	f240 1145 	movw	r1, #325	@ 0x145
 800ce62:	f000 fda1 	bl	800d9a8 <__assert_func>
 800ce66:	2301      	movs	r3, #1
 800ce68:	6144      	str	r4, [r0, #20]
 800ce6a:	6103      	str	r3, [r0, #16]
 800ce6c:	bd10      	pop	{r4, pc}
 800ce6e:	bf00      	nop
 800ce70:	080162b9 	.word	0x080162b9
 800ce74:	0801632a 	.word	0x0801632a

0800ce78 <__multiply>:
 800ce78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce7c:	4614      	mov	r4, r2
 800ce7e:	690a      	ldr	r2, [r1, #16]
 800ce80:	6923      	ldr	r3, [r4, #16]
 800ce82:	429a      	cmp	r2, r3
 800ce84:	bfa8      	it	ge
 800ce86:	4623      	movge	r3, r4
 800ce88:	460f      	mov	r7, r1
 800ce8a:	bfa4      	itt	ge
 800ce8c:	460c      	movge	r4, r1
 800ce8e:	461f      	movge	r7, r3
 800ce90:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ce94:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ce98:	68a3      	ldr	r3, [r4, #8]
 800ce9a:	6861      	ldr	r1, [r4, #4]
 800ce9c:	eb0a 0609 	add.w	r6, sl, r9
 800cea0:	42b3      	cmp	r3, r6
 800cea2:	b085      	sub	sp, #20
 800cea4:	bfb8      	it	lt
 800cea6:	3101      	addlt	r1, #1
 800cea8:	f7ff fe92 	bl	800cbd0 <_Balloc>
 800ceac:	b930      	cbnz	r0, 800cebc <__multiply+0x44>
 800ceae:	4602      	mov	r2, r0
 800ceb0:	4b44      	ldr	r3, [pc, #272]	@ (800cfc4 <__multiply+0x14c>)
 800ceb2:	4845      	ldr	r0, [pc, #276]	@ (800cfc8 <__multiply+0x150>)
 800ceb4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ceb8:	f000 fd76 	bl	800d9a8 <__assert_func>
 800cebc:	f100 0514 	add.w	r5, r0, #20
 800cec0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cec4:	462b      	mov	r3, r5
 800cec6:	2200      	movs	r2, #0
 800cec8:	4543      	cmp	r3, r8
 800ceca:	d321      	bcc.n	800cf10 <__multiply+0x98>
 800cecc:	f107 0114 	add.w	r1, r7, #20
 800ced0:	f104 0214 	add.w	r2, r4, #20
 800ced4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ced8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cedc:	9302      	str	r3, [sp, #8]
 800cede:	1b13      	subs	r3, r2, r4
 800cee0:	3b15      	subs	r3, #21
 800cee2:	f023 0303 	bic.w	r3, r3, #3
 800cee6:	3304      	adds	r3, #4
 800cee8:	f104 0715 	add.w	r7, r4, #21
 800ceec:	42ba      	cmp	r2, r7
 800ceee:	bf38      	it	cc
 800cef0:	2304      	movcc	r3, #4
 800cef2:	9301      	str	r3, [sp, #4]
 800cef4:	9b02      	ldr	r3, [sp, #8]
 800cef6:	9103      	str	r1, [sp, #12]
 800cef8:	428b      	cmp	r3, r1
 800cefa:	d80c      	bhi.n	800cf16 <__multiply+0x9e>
 800cefc:	2e00      	cmp	r6, #0
 800cefe:	dd03      	ble.n	800cf08 <__multiply+0x90>
 800cf00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d05b      	beq.n	800cfc0 <__multiply+0x148>
 800cf08:	6106      	str	r6, [r0, #16]
 800cf0a:	b005      	add	sp, #20
 800cf0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf10:	f843 2b04 	str.w	r2, [r3], #4
 800cf14:	e7d8      	b.n	800cec8 <__multiply+0x50>
 800cf16:	f8b1 a000 	ldrh.w	sl, [r1]
 800cf1a:	f1ba 0f00 	cmp.w	sl, #0
 800cf1e:	d024      	beq.n	800cf6a <__multiply+0xf2>
 800cf20:	f104 0e14 	add.w	lr, r4, #20
 800cf24:	46a9      	mov	r9, r5
 800cf26:	f04f 0c00 	mov.w	ip, #0
 800cf2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cf2e:	f8d9 3000 	ldr.w	r3, [r9]
 800cf32:	fa1f fb87 	uxth.w	fp, r7
 800cf36:	b29b      	uxth	r3, r3
 800cf38:	fb0a 330b 	mla	r3, sl, fp, r3
 800cf3c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cf40:	f8d9 7000 	ldr.w	r7, [r9]
 800cf44:	4463      	add	r3, ip
 800cf46:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cf4a:	fb0a c70b 	mla	r7, sl, fp, ip
 800cf4e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cf52:	b29b      	uxth	r3, r3
 800cf54:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cf58:	4572      	cmp	r2, lr
 800cf5a:	f849 3b04 	str.w	r3, [r9], #4
 800cf5e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cf62:	d8e2      	bhi.n	800cf2a <__multiply+0xb2>
 800cf64:	9b01      	ldr	r3, [sp, #4]
 800cf66:	f845 c003 	str.w	ip, [r5, r3]
 800cf6a:	9b03      	ldr	r3, [sp, #12]
 800cf6c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cf70:	3104      	adds	r1, #4
 800cf72:	f1b9 0f00 	cmp.w	r9, #0
 800cf76:	d021      	beq.n	800cfbc <__multiply+0x144>
 800cf78:	682b      	ldr	r3, [r5, #0]
 800cf7a:	f104 0c14 	add.w	ip, r4, #20
 800cf7e:	46ae      	mov	lr, r5
 800cf80:	f04f 0a00 	mov.w	sl, #0
 800cf84:	f8bc b000 	ldrh.w	fp, [ip]
 800cf88:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cf8c:	fb09 770b 	mla	r7, r9, fp, r7
 800cf90:	4457      	add	r7, sl
 800cf92:	b29b      	uxth	r3, r3
 800cf94:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cf98:	f84e 3b04 	str.w	r3, [lr], #4
 800cf9c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cfa0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cfa4:	f8be 3000 	ldrh.w	r3, [lr]
 800cfa8:	fb09 330a 	mla	r3, r9, sl, r3
 800cfac:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cfb0:	4562      	cmp	r2, ip
 800cfb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cfb6:	d8e5      	bhi.n	800cf84 <__multiply+0x10c>
 800cfb8:	9f01      	ldr	r7, [sp, #4]
 800cfba:	51eb      	str	r3, [r5, r7]
 800cfbc:	3504      	adds	r5, #4
 800cfbe:	e799      	b.n	800cef4 <__multiply+0x7c>
 800cfc0:	3e01      	subs	r6, #1
 800cfc2:	e79b      	b.n	800cefc <__multiply+0x84>
 800cfc4:	080162b9 	.word	0x080162b9
 800cfc8:	0801632a 	.word	0x0801632a

0800cfcc <__pow5mult>:
 800cfcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfd0:	4615      	mov	r5, r2
 800cfd2:	f012 0203 	ands.w	r2, r2, #3
 800cfd6:	4607      	mov	r7, r0
 800cfd8:	460e      	mov	r6, r1
 800cfda:	d007      	beq.n	800cfec <__pow5mult+0x20>
 800cfdc:	4c25      	ldr	r4, [pc, #148]	@ (800d074 <__pow5mult+0xa8>)
 800cfde:	3a01      	subs	r2, #1
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cfe6:	f7ff fe55 	bl	800cc94 <__multadd>
 800cfea:	4606      	mov	r6, r0
 800cfec:	10ad      	asrs	r5, r5, #2
 800cfee:	d03d      	beq.n	800d06c <__pow5mult+0xa0>
 800cff0:	69fc      	ldr	r4, [r7, #28]
 800cff2:	b97c      	cbnz	r4, 800d014 <__pow5mult+0x48>
 800cff4:	2010      	movs	r0, #16
 800cff6:	f7ff fd23 	bl	800ca40 <malloc>
 800cffa:	4602      	mov	r2, r0
 800cffc:	61f8      	str	r0, [r7, #28]
 800cffe:	b928      	cbnz	r0, 800d00c <__pow5mult+0x40>
 800d000:	4b1d      	ldr	r3, [pc, #116]	@ (800d078 <__pow5mult+0xac>)
 800d002:	481e      	ldr	r0, [pc, #120]	@ (800d07c <__pow5mult+0xb0>)
 800d004:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d008:	f000 fcce 	bl	800d9a8 <__assert_func>
 800d00c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d010:	6004      	str	r4, [r0, #0]
 800d012:	60c4      	str	r4, [r0, #12]
 800d014:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d018:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d01c:	b94c      	cbnz	r4, 800d032 <__pow5mult+0x66>
 800d01e:	f240 2171 	movw	r1, #625	@ 0x271
 800d022:	4638      	mov	r0, r7
 800d024:	f7ff ff12 	bl	800ce4c <__i2b>
 800d028:	2300      	movs	r3, #0
 800d02a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d02e:	4604      	mov	r4, r0
 800d030:	6003      	str	r3, [r0, #0]
 800d032:	f04f 0900 	mov.w	r9, #0
 800d036:	07eb      	lsls	r3, r5, #31
 800d038:	d50a      	bpl.n	800d050 <__pow5mult+0x84>
 800d03a:	4631      	mov	r1, r6
 800d03c:	4622      	mov	r2, r4
 800d03e:	4638      	mov	r0, r7
 800d040:	f7ff ff1a 	bl	800ce78 <__multiply>
 800d044:	4631      	mov	r1, r6
 800d046:	4680      	mov	r8, r0
 800d048:	4638      	mov	r0, r7
 800d04a:	f7ff fe01 	bl	800cc50 <_Bfree>
 800d04e:	4646      	mov	r6, r8
 800d050:	106d      	asrs	r5, r5, #1
 800d052:	d00b      	beq.n	800d06c <__pow5mult+0xa0>
 800d054:	6820      	ldr	r0, [r4, #0]
 800d056:	b938      	cbnz	r0, 800d068 <__pow5mult+0x9c>
 800d058:	4622      	mov	r2, r4
 800d05a:	4621      	mov	r1, r4
 800d05c:	4638      	mov	r0, r7
 800d05e:	f7ff ff0b 	bl	800ce78 <__multiply>
 800d062:	6020      	str	r0, [r4, #0]
 800d064:	f8c0 9000 	str.w	r9, [r0]
 800d068:	4604      	mov	r4, r0
 800d06a:	e7e4      	b.n	800d036 <__pow5mult+0x6a>
 800d06c:	4630      	mov	r0, r6
 800d06e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d072:	bf00      	nop
 800d074:	08016384 	.word	0x08016384
 800d078:	0801624a 	.word	0x0801624a
 800d07c:	0801632a 	.word	0x0801632a

0800d080 <__lshift>:
 800d080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d084:	460c      	mov	r4, r1
 800d086:	6849      	ldr	r1, [r1, #4]
 800d088:	6923      	ldr	r3, [r4, #16]
 800d08a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d08e:	68a3      	ldr	r3, [r4, #8]
 800d090:	4607      	mov	r7, r0
 800d092:	4691      	mov	r9, r2
 800d094:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d098:	f108 0601 	add.w	r6, r8, #1
 800d09c:	42b3      	cmp	r3, r6
 800d09e:	db0b      	blt.n	800d0b8 <__lshift+0x38>
 800d0a0:	4638      	mov	r0, r7
 800d0a2:	f7ff fd95 	bl	800cbd0 <_Balloc>
 800d0a6:	4605      	mov	r5, r0
 800d0a8:	b948      	cbnz	r0, 800d0be <__lshift+0x3e>
 800d0aa:	4602      	mov	r2, r0
 800d0ac:	4b28      	ldr	r3, [pc, #160]	@ (800d150 <__lshift+0xd0>)
 800d0ae:	4829      	ldr	r0, [pc, #164]	@ (800d154 <__lshift+0xd4>)
 800d0b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d0b4:	f000 fc78 	bl	800d9a8 <__assert_func>
 800d0b8:	3101      	adds	r1, #1
 800d0ba:	005b      	lsls	r3, r3, #1
 800d0bc:	e7ee      	b.n	800d09c <__lshift+0x1c>
 800d0be:	2300      	movs	r3, #0
 800d0c0:	f100 0114 	add.w	r1, r0, #20
 800d0c4:	f100 0210 	add.w	r2, r0, #16
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	4553      	cmp	r3, sl
 800d0cc:	db33      	blt.n	800d136 <__lshift+0xb6>
 800d0ce:	6920      	ldr	r0, [r4, #16]
 800d0d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d0d4:	f104 0314 	add.w	r3, r4, #20
 800d0d8:	f019 091f 	ands.w	r9, r9, #31
 800d0dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d0e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d0e4:	d02b      	beq.n	800d13e <__lshift+0xbe>
 800d0e6:	f1c9 0e20 	rsb	lr, r9, #32
 800d0ea:	468a      	mov	sl, r1
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	6818      	ldr	r0, [r3, #0]
 800d0f0:	fa00 f009 	lsl.w	r0, r0, r9
 800d0f4:	4310      	orrs	r0, r2
 800d0f6:	f84a 0b04 	str.w	r0, [sl], #4
 800d0fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0fe:	459c      	cmp	ip, r3
 800d100:	fa22 f20e 	lsr.w	r2, r2, lr
 800d104:	d8f3      	bhi.n	800d0ee <__lshift+0x6e>
 800d106:	ebac 0304 	sub.w	r3, ip, r4
 800d10a:	3b15      	subs	r3, #21
 800d10c:	f023 0303 	bic.w	r3, r3, #3
 800d110:	3304      	adds	r3, #4
 800d112:	f104 0015 	add.w	r0, r4, #21
 800d116:	4584      	cmp	ip, r0
 800d118:	bf38      	it	cc
 800d11a:	2304      	movcc	r3, #4
 800d11c:	50ca      	str	r2, [r1, r3]
 800d11e:	b10a      	cbz	r2, 800d124 <__lshift+0xa4>
 800d120:	f108 0602 	add.w	r6, r8, #2
 800d124:	3e01      	subs	r6, #1
 800d126:	4638      	mov	r0, r7
 800d128:	612e      	str	r6, [r5, #16]
 800d12a:	4621      	mov	r1, r4
 800d12c:	f7ff fd90 	bl	800cc50 <_Bfree>
 800d130:	4628      	mov	r0, r5
 800d132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d136:	f842 0f04 	str.w	r0, [r2, #4]!
 800d13a:	3301      	adds	r3, #1
 800d13c:	e7c5      	b.n	800d0ca <__lshift+0x4a>
 800d13e:	3904      	subs	r1, #4
 800d140:	f853 2b04 	ldr.w	r2, [r3], #4
 800d144:	f841 2f04 	str.w	r2, [r1, #4]!
 800d148:	459c      	cmp	ip, r3
 800d14a:	d8f9      	bhi.n	800d140 <__lshift+0xc0>
 800d14c:	e7ea      	b.n	800d124 <__lshift+0xa4>
 800d14e:	bf00      	nop
 800d150:	080162b9 	.word	0x080162b9
 800d154:	0801632a 	.word	0x0801632a

0800d158 <__mcmp>:
 800d158:	690a      	ldr	r2, [r1, #16]
 800d15a:	4603      	mov	r3, r0
 800d15c:	6900      	ldr	r0, [r0, #16]
 800d15e:	1a80      	subs	r0, r0, r2
 800d160:	b530      	push	{r4, r5, lr}
 800d162:	d10e      	bne.n	800d182 <__mcmp+0x2a>
 800d164:	3314      	adds	r3, #20
 800d166:	3114      	adds	r1, #20
 800d168:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d16c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d170:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d174:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d178:	4295      	cmp	r5, r2
 800d17a:	d003      	beq.n	800d184 <__mcmp+0x2c>
 800d17c:	d205      	bcs.n	800d18a <__mcmp+0x32>
 800d17e:	f04f 30ff 	mov.w	r0, #4294967295
 800d182:	bd30      	pop	{r4, r5, pc}
 800d184:	42a3      	cmp	r3, r4
 800d186:	d3f3      	bcc.n	800d170 <__mcmp+0x18>
 800d188:	e7fb      	b.n	800d182 <__mcmp+0x2a>
 800d18a:	2001      	movs	r0, #1
 800d18c:	e7f9      	b.n	800d182 <__mcmp+0x2a>
	...

0800d190 <__mdiff>:
 800d190:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d194:	4689      	mov	r9, r1
 800d196:	4606      	mov	r6, r0
 800d198:	4611      	mov	r1, r2
 800d19a:	4648      	mov	r0, r9
 800d19c:	4614      	mov	r4, r2
 800d19e:	f7ff ffdb 	bl	800d158 <__mcmp>
 800d1a2:	1e05      	subs	r5, r0, #0
 800d1a4:	d112      	bne.n	800d1cc <__mdiff+0x3c>
 800d1a6:	4629      	mov	r1, r5
 800d1a8:	4630      	mov	r0, r6
 800d1aa:	f7ff fd11 	bl	800cbd0 <_Balloc>
 800d1ae:	4602      	mov	r2, r0
 800d1b0:	b928      	cbnz	r0, 800d1be <__mdiff+0x2e>
 800d1b2:	4b3f      	ldr	r3, [pc, #252]	@ (800d2b0 <__mdiff+0x120>)
 800d1b4:	f240 2137 	movw	r1, #567	@ 0x237
 800d1b8:	483e      	ldr	r0, [pc, #248]	@ (800d2b4 <__mdiff+0x124>)
 800d1ba:	f000 fbf5 	bl	800d9a8 <__assert_func>
 800d1be:	2301      	movs	r3, #1
 800d1c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d1c4:	4610      	mov	r0, r2
 800d1c6:	b003      	add	sp, #12
 800d1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1cc:	bfbc      	itt	lt
 800d1ce:	464b      	movlt	r3, r9
 800d1d0:	46a1      	movlt	r9, r4
 800d1d2:	4630      	mov	r0, r6
 800d1d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d1d8:	bfba      	itte	lt
 800d1da:	461c      	movlt	r4, r3
 800d1dc:	2501      	movlt	r5, #1
 800d1de:	2500      	movge	r5, #0
 800d1e0:	f7ff fcf6 	bl	800cbd0 <_Balloc>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	b918      	cbnz	r0, 800d1f0 <__mdiff+0x60>
 800d1e8:	4b31      	ldr	r3, [pc, #196]	@ (800d2b0 <__mdiff+0x120>)
 800d1ea:	f240 2145 	movw	r1, #581	@ 0x245
 800d1ee:	e7e3      	b.n	800d1b8 <__mdiff+0x28>
 800d1f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d1f4:	6926      	ldr	r6, [r4, #16]
 800d1f6:	60c5      	str	r5, [r0, #12]
 800d1f8:	f109 0310 	add.w	r3, r9, #16
 800d1fc:	f109 0514 	add.w	r5, r9, #20
 800d200:	f104 0e14 	add.w	lr, r4, #20
 800d204:	f100 0b14 	add.w	fp, r0, #20
 800d208:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d20c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d210:	9301      	str	r3, [sp, #4]
 800d212:	46d9      	mov	r9, fp
 800d214:	f04f 0c00 	mov.w	ip, #0
 800d218:	9b01      	ldr	r3, [sp, #4]
 800d21a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d21e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d222:	9301      	str	r3, [sp, #4]
 800d224:	fa1f f38a 	uxth.w	r3, sl
 800d228:	4619      	mov	r1, r3
 800d22a:	b283      	uxth	r3, r0
 800d22c:	1acb      	subs	r3, r1, r3
 800d22e:	0c00      	lsrs	r0, r0, #16
 800d230:	4463      	add	r3, ip
 800d232:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d236:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d23a:	b29b      	uxth	r3, r3
 800d23c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d240:	4576      	cmp	r6, lr
 800d242:	f849 3b04 	str.w	r3, [r9], #4
 800d246:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d24a:	d8e5      	bhi.n	800d218 <__mdiff+0x88>
 800d24c:	1b33      	subs	r3, r6, r4
 800d24e:	3b15      	subs	r3, #21
 800d250:	f023 0303 	bic.w	r3, r3, #3
 800d254:	3415      	adds	r4, #21
 800d256:	3304      	adds	r3, #4
 800d258:	42a6      	cmp	r6, r4
 800d25a:	bf38      	it	cc
 800d25c:	2304      	movcc	r3, #4
 800d25e:	441d      	add	r5, r3
 800d260:	445b      	add	r3, fp
 800d262:	461e      	mov	r6, r3
 800d264:	462c      	mov	r4, r5
 800d266:	4544      	cmp	r4, r8
 800d268:	d30e      	bcc.n	800d288 <__mdiff+0xf8>
 800d26a:	f108 0103 	add.w	r1, r8, #3
 800d26e:	1b49      	subs	r1, r1, r5
 800d270:	f021 0103 	bic.w	r1, r1, #3
 800d274:	3d03      	subs	r5, #3
 800d276:	45a8      	cmp	r8, r5
 800d278:	bf38      	it	cc
 800d27a:	2100      	movcc	r1, #0
 800d27c:	440b      	add	r3, r1
 800d27e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d282:	b191      	cbz	r1, 800d2aa <__mdiff+0x11a>
 800d284:	6117      	str	r7, [r2, #16]
 800d286:	e79d      	b.n	800d1c4 <__mdiff+0x34>
 800d288:	f854 1b04 	ldr.w	r1, [r4], #4
 800d28c:	46e6      	mov	lr, ip
 800d28e:	0c08      	lsrs	r0, r1, #16
 800d290:	fa1c fc81 	uxtah	ip, ip, r1
 800d294:	4471      	add	r1, lr
 800d296:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d29a:	b289      	uxth	r1, r1
 800d29c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d2a0:	f846 1b04 	str.w	r1, [r6], #4
 800d2a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d2a8:	e7dd      	b.n	800d266 <__mdiff+0xd6>
 800d2aa:	3f01      	subs	r7, #1
 800d2ac:	e7e7      	b.n	800d27e <__mdiff+0xee>
 800d2ae:	bf00      	nop
 800d2b0:	080162b9 	.word	0x080162b9
 800d2b4:	0801632a 	.word	0x0801632a

0800d2b8 <__ulp>:
 800d2b8:	b082      	sub	sp, #8
 800d2ba:	ed8d 0b00 	vstr	d0, [sp]
 800d2be:	9a01      	ldr	r2, [sp, #4]
 800d2c0:	4b0f      	ldr	r3, [pc, #60]	@ (800d300 <__ulp+0x48>)
 800d2c2:	4013      	ands	r3, r2
 800d2c4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	dc08      	bgt.n	800d2de <__ulp+0x26>
 800d2cc:	425b      	negs	r3, r3
 800d2ce:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d2d2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d2d6:	da04      	bge.n	800d2e2 <__ulp+0x2a>
 800d2d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d2dc:	4113      	asrs	r3, r2
 800d2de:	2200      	movs	r2, #0
 800d2e0:	e008      	b.n	800d2f4 <__ulp+0x3c>
 800d2e2:	f1a2 0314 	sub.w	r3, r2, #20
 800d2e6:	2b1e      	cmp	r3, #30
 800d2e8:	bfda      	itte	le
 800d2ea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d2ee:	40da      	lsrle	r2, r3
 800d2f0:	2201      	movgt	r2, #1
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	4619      	mov	r1, r3
 800d2f6:	4610      	mov	r0, r2
 800d2f8:	ec41 0b10 	vmov	d0, r0, r1
 800d2fc:	b002      	add	sp, #8
 800d2fe:	4770      	bx	lr
 800d300:	7ff00000 	.word	0x7ff00000

0800d304 <__b2d>:
 800d304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d308:	6906      	ldr	r6, [r0, #16]
 800d30a:	f100 0814 	add.w	r8, r0, #20
 800d30e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d312:	1f37      	subs	r7, r6, #4
 800d314:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d318:	4610      	mov	r0, r2
 800d31a:	f7ff fd4b 	bl	800cdb4 <__hi0bits>
 800d31e:	f1c0 0320 	rsb	r3, r0, #32
 800d322:	280a      	cmp	r0, #10
 800d324:	600b      	str	r3, [r1, #0]
 800d326:	491b      	ldr	r1, [pc, #108]	@ (800d394 <__b2d+0x90>)
 800d328:	dc15      	bgt.n	800d356 <__b2d+0x52>
 800d32a:	f1c0 0c0b 	rsb	ip, r0, #11
 800d32e:	fa22 f30c 	lsr.w	r3, r2, ip
 800d332:	45b8      	cmp	r8, r7
 800d334:	ea43 0501 	orr.w	r5, r3, r1
 800d338:	bf34      	ite	cc
 800d33a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d33e:	2300      	movcs	r3, #0
 800d340:	3015      	adds	r0, #21
 800d342:	fa02 f000 	lsl.w	r0, r2, r0
 800d346:	fa23 f30c 	lsr.w	r3, r3, ip
 800d34a:	4303      	orrs	r3, r0
 800d34c:	461c      	mov	r4, r3
 800d34e:	ec45 4b10 	vmov	d0, r4, r5
 800d352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d356:	45b8      	cmp	r8, r7
 800d358:	bf3a      	itte	cc
 800d35a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d35e:	f1a6 0708 	subcc.w	r7, r6, #8
 800d362:	2300      	movcs	r3, #0
 800d364:	380b      	subs	r0, #11
 800d366:	d012      	beq.n	800d38e <__b2d+0x8a>
 800d368:	f1c0 0120 	rsb	r1, r0, #32
 800d36c:	fa23 f401 	lsr.w	r4, r3, r1
 800d370:	4082      	lsls	r2, r0
 800d372:	4322      	orrs	r2, r4
 800d374:	4547      	cmp	r7, r8
 800d376:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d37a:	bf8c      	ite	hi
 800d37c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d380:	2200      	movls	r2, #0
 800d382:	4083      	lsls	r3, r0
 800d384:	40ca      	lsrs	r2, r1
 800d386:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d38a:	4313      	orrs	r3, r2
 800d38c:	e7de      	b.n	800d34c <__b2d+0x48>
 800d38e:	ea42 0501 	orr.w	r5, r2, r1
 800d392:	e7db      	b.n	800d34c <__b2d+0x48>
 800d394:	3ff00000 	.word	0x3ff00000

0800d398 <__d2b>:
 800d398:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d39c:	460f      	mov	r7, r1
 800d39e:	2101      	movs	r1, #1
 800d3a0:	ec59 8b10 	vmov	r8, r9, d0
 800d3a4:	4616      	mov	r6, r2
 800d3a6:	f7ff fc13 	bl	800cbd0 <_Balloc>
 800d3aa:	4604      	mov	r4, r0
 800d3ac:	b930      	cbnz	r0, 800d3bc <__d2b+0x24>
 800d3ae:	4602      	mov	r2, r0
 800d3b0:	4b23      	ldr	r3, [pc, #140]	@ (800d440 <__d2b+0xa8>)
 800d3b2:	4824      	ldr	r0, [pc, #144]	@ (800d444 <__d2b+0xac>)
 800d3b4:	f240 310f 	movw	r1, #783	@ 0x30f
 800d3b8:	f000 faf6 	bl	800d9a8 <__assert_func>
 800d3bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d3c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d3c4:	b10d      	cbz	r5, 800d3ca <__d2b+0x32>
 800d3c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d3ca:	9301      	str	r3, [sp, #4]
 800d3cc:	f1b8 0300 	subs.w	r3, r8, #0
 800d3d0:	d023      	beq.n	800d41a <__d2b+0x82>
 800d3d2:	4668      	mov	r0, sp
 800d3d4:	9300      	str	r3, [sp, #0]
 800d3d6:	f7ff fd0c 	bl	800cdf2 <__lo0bits>
 800d3da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d3de:	b1d0      	cbz	r0, 800d416 <__d2b+0x7e>
 800d3e0:	f1c0 0320 	rsb	r3, r0, #32
 800d3e4:	fa02 f303 	lsl.w	r3, r2, r3
 800d3e8:	430b      	orrs	r3, r1
 800d3ea:	40c2      	lsrs	r2, r0
 800d3ec:	6163      	str	r3, [r4, #20]
 800d3ee:	9201      	str	r2, [sp, #4]
 800d3f0:	9b01      	ldr	r3, [sp, #4]
 800d3f2:	61a3      	str	r3, [r4, #24]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	bf0c      	ite	eq
 800d3f8:	2201      	moveq	r2, #1
 800d3fa:	2202      	movne	r2, #2
 800d3fc:	6122      	str	r2, [r4, #16]
 800d3fe:	b1a5      	cbz	r5, 800d42a <__d2b+0x92>
 800d400:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d404:	4405      	add	r5, r0
 800d406:	603d      	str	r5, [r7, #0]
 800d408:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d40c:	6030      	str	r0, [r6, #0]
 800d40e:	4620      	mov	r0, r4
 800d410:	b003      	add	sp, #12
 800d412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d416:	6161      	str	r1, [r4, #20]
 800d418:	e7ea      	b.n	800d3f0 <__d2b+0x58>
 800d41a:	a801      	add	r0, sp, #4
 800d41c:	f7ff fce9 	bl	800cdf2 <__lo0bits>
 800d420:	9b01      	ldr	r3, [sp, #4]
 800d422:	6163      	str	r3, [r4, #20]
 800d424:	3020      	adds	r0, #32
 800d426:	2201      	movs	r2, #1
 800d428:	e7e8      	b.n	800d3fc <__d2b+0x64>
 800d42a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d42e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d432:	6038      	str	r0, [r7, #0]
 800d434:	6918      	ldr	r0, [r3, #16]
 800d436:	f7ff fcbd 	bl	800cdb4 <__hi0bits>
 800d43a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d43e:	e7e5      	b.n	800d40c <__d2b+0x74>
 800d440:	080162b9 	.word	0x080162b9
 800d444:	0801632a 	.word	0x0801632a

0800d448 <__ratio>:
 800d448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d44c:	b085      	sub	sp, #20
 800d44e:	e9cd 1000 	strd	r1, r0, [sp]
 800d452:	a902      	add	r1, sp, #8
 800d454:	f7ff ff56 	bl	800d304 <__b2d>
 800d458:	9800      	ldr	r0, [sp, #0]
 800d45a:	a903      	add	r1, sp, #12
 800d45c:	ec55 4b10 	vmov	r4, r5, d0
 800d460:	f7ff ff50 	bl	800d304 <__b2d>
 800d464:	9b01      	ldr	r3, [sp, #4]
 800d466:	6919      	ldr	r1, [r3, #16]
 800d468:	9b00      	ldr	r3, [sp, #0]
 800d46a:	691b      	ldr	r3, [r3, #16]
 800d46c:	1ac9      	subs	r1, r1, r3
 800d46e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d472:	1a9b      	subs	r3, r3, r2
 800d474:	ec5b ab10 	vmov	sl, fp, d0
 800d478:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	bfce      	itee	gt
 800d480:	462a      	movgt	r2, r5
 800d482:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d486:	465a      	movle	r2, fp
 800d488:	462f      	mov	r7, r5
 800d48a:	46d9      	mov	r9, fp
 800d48c:	bfcc      	ite	gt
 800d48e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d492:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d496:	464b      	mov	r3, r9
 800d498:	4652      	mov	r2, sl
 800d49a:	4620      	mov	r0, r4
 800d49c:	4639      	mov	r1, r7
 800d49e:	f7f3 fa0d 	bl	80008bc <__aeabi_ddiv>
 800d4a2:	ec41 0b10 	vmov	d0, r0, r1
 800d4a6:	b005      	add	sp, #20
 800d4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d4ac <__copybits>:
 800d4ac:	3901      	subs	r1, #1
 800d4ae:	b570      	push	{r4, r5, r6, lr}
 800d4b0:	1149      	asrs	r1, r1, #5
 800d4b2:	6914      	ldr	r4, [r2, #16]
 800d4b4:	3101      	adds	r1, #1
 800d4b6:	f102 0314 	add.w	r3, r2, #20
 800d4ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d4be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d4c2:	1f05      	subs	r5, r0, #4
 800d4c4:	42a3      	cmp	r3, r4
 800d4c6:	d30c      	bcc.n	800d4e2 <__copybits+0x36>
 800d4c8:	1aa3      	subs	r3, r4, r2
 800d4ca:	3b11      	subs	r3, #17
 800d4cc:	f023 0303 	bic.w	r3, r3, #3
 800d4d0:	3211      	adds	r2, #17
 800d4d2:	42a2      	cmp	r2, r4
 800d4d4:	bf88      	it	hi
 800d4d6:	2300      	movhi	r3, #0
 800d4d8:	4418      	add	r0, r3
 800d4da:	2300      	movs	r3, #0
 800d4dc:	4288      	cmp	r0, r1
 800d4de:	d305      	bcc.n	800d4ec <__copybits+0x40>
 800d4e0:	bd70      	pop	{r4, r5, r6, pc}
 800d4e2:	f853 6b04 	ldr.w	r6, [r3], #4
 800d4e6:	f845 6f04 	str.w	r6, [r5, #4]!
 800d4ea:	e7eb      	b.n	800d4c4 <__copybits+0x18>
 800d4ec:	f840 3b04 	str.w	r3, [r0], #4
 800d4f0:	e7f4      	b.n	800d4dc <__copybits+0x30>

0800d4f2 <__any_on>:
 800d4f2:	f100 0214 	add.w	r2, r0, #20
 800d4f6:	6900      	ldr	r0, [r0, #16]
 800d4f8:	114b      	asrs	r3, r1, #5
 800d4fa:	4298      	cmp	r0, r3
 800d4fc:	b510      	push	{r4, lr}
 800d4fe:	db11      	blt.n	800d524 <__any_on+0x32>
 800d500:	dd0a      	ble.n	800d518 <__any_on+0x26>
 800d502:	f011 011f 	ands.w	r1, r1, #31
 800d506:	d007      	beq.n	800d518 <__any_on+0x26>
 800d508:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d50c:	fa24 f001 	lsr.w	r0, r4, r1
 800d510:	fa00 f101 	lsl.w	r1, r0, r1
 800d514:	428c      	cmp	r4, r1
 800d516:	d10b      	bne.n	800d530 <__any_on+0x3e>
 800d518:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d803      	bhi.n	800d528 <__any_on+0x36>
 800d520:	2000      	movs	r0, #0
 800d522:	bd10      	pop	{r4, pc}
 800d524:	4603      	mov	r3, r0
 800d526:	e7f7      	b.n	800d518 <__any_on+0x26>
 800d528:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d52c:	2900      	cmp	r1, #0
 800d52e:	d0f5      	beq.n	800d51c <__any_on+0x2a>
 800d530:	2001      	movs	r0, #1
 800d532:	e7f6      	b.n	800d522 <__any_on+0x30>

0800d534 <__ascii_wctomb>:
 800d534:	4603      	mov	r3, r0
 800d536:	4608      	mov	r0, r1
 800d538:	b141      	cbz	r1, 800d54c <__ascii_wctomb+0x18>
 800d53a:	2aff      	cmp	r2, #255	@ 0xff
 800d53c:	d904      	bls.n	800d548 <__ascii_wctomb+0x14>
 800d53e:	228a      	movs	r2, #138	@ 0x8a
 800d540:	601a      	str	r2, [r3, #0]
 800d542:	f04f 30ff 	mov.w	r0, #4294967295
 800d546:	4770      	bx	lr
 800d548:	700a      	strb	r2, [r1, #0]
 800d54a:	2001      	movs	r0, #1
 800d54c:	4770      	bx	lr

0800d54e <__ssputs_r>:
 800d54e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d552:	688e      	ldr	r6, [r1, #8]
 800d554:	461f      	mov	r7, r3
 800d556:	42be      	cmp	r6, r7
 800d558:	680b      	ldr	r3, [r1, #0]
 800d55a:	4682      	mov	sl, r0
 800d55c:	460c      	mov	r4, r1
 800d55e:	4690      	mov	r8, r2
 800d560:	d82d      	bhi.n	800d5be <__ssputs_r+0x70>
 800d562:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d566:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d56a:	d026      	beq.n	800d5ba <__ssputs_r+0x6c>
 800d56c:	6965      	ldr	r5, [r4, #20]
 800d56e:	6909      	ldr	r1, [r1, #16]
 800d570:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d574:	eba3 0901 	sub.w	r9, r3, r1
 800d578:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d57c:	1c7b      	adds	r3, r7, #1
 800d57e:	444b      	add	r3, r9
 800d580:	106d      	asrs	r5, r5, #1
 800d582:	429d      	cmp	r5, r3
 800d584:	bf38      	it	cc
 800d586:	461d      	movcc	r5, r3
 800d588:	0553      	lsls	r3, r2, #21
 800d58a:	d527      	bpl.n	800d5dc <__ssputs_r+0x8e>
 800d58c:	4629      	mov	r1, r5
 800d58e:	f7ff fa81 	bl	800ca94 <_malloc_r>
 800d592:	4606      	mov	r6, r0
 800d594:	b360      	cbz	r0, 800d5f0 <__ssputs_r+0xa2>
 800d596:	6921      	ldr	r1, [r4, #16]
 800d598:	464a      	mov	r2, r9
 800d59a:	f7fe f860 	bl	800b65e <memcpy>
 800d59e:	89a3      	ldrh	r3, [r4, #12]
 800d5a0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d5a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5a8:	81a3      	strh	r3, [r4, #12]
 800d5aa:	6126      	str	r6, [r4, #16]
 800d5ac:	6165      	str	r5, [r4, #20]
 800d5ae:	444e      	add	r6, r9
 800d5b0:	eba5 0509 	sub.w	r5, r5, r9
 800d5b4:	6026      	str	r6, [r4, #0]
 800d5b6:	60a5      	str	r5, [r4, #8]
 800d5b8:	463e      	mov	r6, r7
 800d5ba:	42be      	cmp	r6, r7
 800d5bc:	d900      	bls.n	800d5c0 <__ssputs_r+0x72>
 800d5be:	463e      	mov	r6, r7
 800d5c0:	6820      	ldr	r0, [r4, #0]
 800d5c2:	4632      	mov	r2, r6
 800d5c4:	4641      	mov	r1, r8
 800d5c6:	f000 f9c5 	bl	800d954 <memmove>
 800d5ca:	68a3      	ldr	r3, [r4, #8]
 800d5cc:	1b9b      	subs	r3, r3, r6
 800d5ce:	60a3      	str	r3, [r4, #8]
 800d5d0:	6823      	ldr	r3, [r4, #0]
 800d5d2:	4433      	add	r3, r6
 800d5d4:	6023      	str	r3, [r4, #0]
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5dc:	462a      	mov	r2, r5
 800d5de:	f000 fa15 	bl	800da0c <_realloc_r>
 800d5e2:	4606      	mov	r6, r0
 800d5e4:	2800      	cmp	r0, #0
 800d5e6:	d1e0      	bne.n	800d5aa <__ssputs_r+0x5c>
 800d5e8:	6921      	ldr	r1, [r4, #16]
 800d5ea:	4650      	mov	r0, sl
 800d5ec:	f7fe fea4 	bl	800c338 <_free_r>
 800d5f0:	230c      	movs	r3, #12
 800d5f2:	f8ca 3000 	str.w	r3, [sl]
 800d5f6:	89a3      	ldrh	r3, [r4, #12]
 800d5f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5fc:	81a3      	strh	r3, [r4, #12]
 800d5fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d602:	e7e9      	b.n	800d5d8 <__ssputs_r+0x8a>

0800d604 <_svfiprintf_r>:
 800d604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d608:	4698      	mov	r8, r3
 800d60a:	898b      	ldrh	r3, [r1, #12]
 800d60c:	061b      	lsls	r3, r3, #24
 800d60e:	b09d      	sub	sp, #116	@ 0x74
 800d610:	4607      	mov	r7, r0
 800d612:	460d      	mov	r5, r1
 800d614:	4614      	mov	r4, r2
 800d616:	d510      	bpl.n	800d63a <_svfiprintf_r+0x36>
 800d618:	690b      	ldr	r3, [r1, #16]
 800d61a:	b973      	cbnz	r3, 800d63a <_svfiprintf_r+0x36>
 800d61c:	2140      	movs	r1, #64	@ 0x40
 800d61e:	f7ff fa39 	bl	800ca94 <_malloc_r>
 800d622:	6028      	str	r0, [r5, #0]
 800d624:	6128      	str	r0, [r5, #16]
 800d626:	b930      	cbnz	r0, 800d636 <_svfiprintf_r+0x32>
 800d628:	230c      	movs	r3, #12
 800d62a:	603b      	str	r3, [r7, #0]
 800d62c:	f04f 30ff 	mov.w	r0, #4294967295
 800d630:	b01d      	add	sp, #116	@ 0x74
 800d632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d636:	2340      	movs	r3, #64	@ 0x40
 800d638:	616b      	str	r3, [r5, #20]
 800d63a:	2300      	movs	r3, #0
 800d63c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d63e:	2320      	movs	r3, #32
 800d640:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d644:	f8cd 800c 	str.w	r8, [sp, #12]
 800d648:	2330      	movs	r3, #48	@ 0x30
 800d64a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d7e8 <_svfiprintf_r+0x1e4>
 800d64e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d652:	f04f 0901 	mov.w	r9, #1
 800d656:	4623      	mov	r3, r4
 800d658:	469a      	mov	sl, r3
 800d65a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d65e:	b10a      	cbz	r2, 800d664 <_svfiprintf_r+0x60>
 800d660:	2a25      	cmp	r2, #37	@ 0x25
 800d662:	d1f9      	bne.n	800d658 <_svfiprintf_r+0x54>
 800d664:	ebba 0b04 	subs.w	fp, sl, r4
 800d668:	d00b      	beq.n	800d682 <_svfiprintf_r+0x7e>
 800d66a:	465b      	mov	r3, fp
 800d66c:	4622      	mov	r2, r4
 800d66e:	4629      	mov	r1, r5
 800d670:	4638      	mov	r0, r7
 800d672:	f7ff ff6c 	bl	800d54e <__ssputs_r>
 800d676:	3001      	adds	r0, #1
 800d678:	f000 80a7 	beq.w	800d7ca <_svfiprintf_r+0x1c6>
 800d67c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d67e:	445a      	add	r2, fp
 800d680:	9209      	str	r2, [sp, #36]	@ 0x24
 800d682:	f89a 3000 	ldrb.w	r3, [sl]
 800d686:	2b00      	cmp	r3, #0
 800d688:	f000 809f 	beq.w	800d7ca <_svfiprintf_r+0x1c6>
 800d68c:	2300      	movs	r3, #0
 800d68e:	f04f 32ff 	mov.w	r2, #4294967295
 800d692:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d696:	f10a 0a01 	add.w	sl, sl, #1
 800d69a:	9304      	str	r3, [sp, #16]
 800d69c:	9307      	str	r3, [sp, #28]
 800d69e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6a4:	4654      	mov	r4, sl
 800d6a6:	2205      	movs	r2, #5
 800d6a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6ac:	484e      	ldr	r0, [pc, #312]	@ (800d7e8 <_svfiprintf_r+0x1e4>)
 800d6ae:	f7f2 fdc7 	bl	8000240 <memchr>
 800d6b2:	9a04      	ldr	r2, [sp, #16]
 800d6b4:	b9d8      	cbnz	r0, 800d6ee <_svfiprintf_r+0xea>
 800d6b6:	06d0      	lsls	r0, r2, #27
 800d6b8:	bf44      	itt	mi
 800d6ba:	2320      	movmi	r3, #32
 800d6bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6c0:	0711      	lsls	r1, r2, #28
 800d6c2:	bf44      	itt	mi
 800d6c4:	232b      	movmi	r3, #43	@ 0x2b
 800d6c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6ca:	f89a 3000 	ldrb.w	r3, [sl]
 800d6ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6d0:	d015      	beq.n	800d6fe <_svfiprintf_r+0xfa>
 800d6d2:	9a07      	ldr	r2, [sp, #28]
 800d6d4:	4654      	mov	r4, sl
 800d6d6:	2000      	movs	r0, #0
 800d6d8:	f04f 0c0a 	mov.w	ip, #10
 800d6dc:	4621      	mov	r1, r4
 800d6de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6e2:	3b30      	subs	r3, #48	@ 0x30
 800d6e4:	2b09      	cmp	r3, #9
 800d6e6:	d94b      	bls.n	800d780 <_svfiprintf_r+0x17c>
 800d6e8:	b1b0      	cbz	r0, 800d718 <_svfiprintf_r+0x114>
 800d6ea:	9207      	str	r2, [sp, #28]
 800d6ec:	e014      	b.n	800d718 <_svfiprintf_r+0x114>
 800d6ee:	eba0 0308 	sub.w	r3, r0, r8
 800d6f2:	fa09 f303 	lsl.w	r3, r9, r3
 800d6f6:	4313      	orrs	r3, r2
 800d6f8:	9304      	str	r3, [sp, #16]
 800d6fa:	46a2      	mov	sl, r4
 800d6fc:	e7d2      	b.n	800d6a4 <_svfiprintf_r+0xa0>
 800d6fe:	9b03      	ldr	r3, [sp, #12]
 800d700:	1d19      	adds	r1, r3, #4
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	9103      	str	r1, [sp, #12]
 800d706:	2b00      	cmp	r3, #0
 800d708:	bfbb      	ittet	lt
 800d70a:	425b      	neglt	r3, r3
 800d70c:	f042 0202 	orrlt.w	r2, r2, #2
 800d710:	9307      	strge	r3, [sp, #28]
 800d712:	9307      	strlt	r3, [sp, #28]
 800d714:	bfb8      	it	lt
 800d716:	9204      	strlt	r2, [sp, #16]
 800d718:	7823      	ldrb	r3, [r4, #0]
 800d71a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d71c:	d10a      	bne.n	800d734 <_svfiprintf_r+0x130>
 800d71e:	7863      	ldrb	r3, [r4, #1]
 800d720:	2b2a      	cmp	r3, #42	@ 0x2a
 800d722:	d132      	bne.n	800d78a <_svfiprintf_r+0x186>
 800d724:	9b03      	ldr	r3, [sp, #12]
 800d726:	1d1a      	adds	r2, r3, #4
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	9203      	str	r2, [sp, #12]
 800d72c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d730:	3402      	adds	r4, #2
 800d732:	9305      	str	r3, [sp, #20]
 800d734:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d7f8 <_svfiprintf_r+0x1f4>
 800d738:	7821      	ldrb	r1, [r4, #0]
 800d73a:	2203      	movs	r2, #3
 800d73c:	4650      	mov	r0, sl
 800d73e:	f7f2 fd7f 	bl	8000240 <memchr>
 800d742:	b138      	cbz	r0, 800d754 <_svfiprintf_r+0x150>
 800d744:	9b04      	ldr	r3, [sp, #16]
 800d746:	eba0 000a 	sub.w	r0, r0, sl
 800d74a:	2240      	movs	r2, #64	@ 0x40
 800d74c:	4082      	lsls	r2, r0
 800d74e:	4313      	orrs	r3, r2
 800d750:	3401      	adds	r4, #1
 800d752:	9304      	str	r3, [sp, #16]
 800d754:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d758:	4824      	ldr	r0, [pc, #144]	@ (800d7ec <_svfiprintf_r+0x1e8>)
 800d75a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d75e:	2206      	movs	r2, #6
 800d760:	f7f2 fd6e 	bl	8000240 <memchr>
 800d764:	2800      	cmp	r0, #0
 800d766:	d036      	beq.n	800d7d6 <_svfiprintf_r+0x1d2>
 800d768:	4b21      	ldr	r3, [pc, #132]	@ (800d7f0 <_svfiprintf_r+0x1ec>)
 800d76a:	bb1b      	cbnz	r3, 800d7b4 <_svfiprintf_r+0x1b0>
 800d76c:	9b03      	ldr	r3, [sp, #12]
 800d76e:	3307      	adds	r3, #7
 800d770:	f023 0307 	bic.w	r3, r3, #7
 800d774:	3308      	adds	r3, #8
 800d776:	9303      	str	r3, [sp, #12]
 800d778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d77a:	4433      	add	r3, r6
 800d77c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d77e:	e76a      	b.n	800d656 <_svfiprintf_r+0x52>
 800d780:	fb0c 3202 	mla	r2, ip, r2, r3
 800d784:	460c      	mov	r4, r1
 800d786:	2001      	movs	r0, #1
 800d788:	e7a8      	b.n	800d6dc <_svfiprintf_r+0xd8>
 800d78a:	2300      	movs	r3, #0
 800d78c:	3401      	adds	r4, #1
 800d78e:	9305      	str	r3, [sp, #20]
 800d790:	4619      	mov	r1, r3
 800d792:	f04f 0c0a 	mov.w	ip, #10
 800d796:	4620      	mov	r0, r4
 800d798:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d79c:	3a30      	subs	r2, #48	@ 0x30
 800d79e:	2a09      	cmp	r2, #9
 800d7a0:	d903      	bls.n	800d7aa <_svfiprintf_r+0x1a6>
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d0c6      	beq.n	800d734 <_svfiprintf_r+0x130>
 800d7a6:	9105      	str	r1, [sp, #20]
 800d7a8:	e7c4      	b.n	800d734 <_svfiprintf_r+0x130>
 800d7aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7ae:	4604      	mov	r4, r0
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	e7f0      	b.n	800d796 <_svfiprintf_r+0x192>
 800d7b4:	ab03      	add	r3, sp, #12
 800d7b6:	9300      	str	r3, [sp, #0]
 800d7b8:	462a      	mov	r2, r5
 800d7ba:	4b0e      	ldr	r3, [pc, #56]	@ (800d7f4 <_svfiprintf_r+0x1f0>)
 800d7bc:	a904      	add	r1, sp, #16
 800d7be:	4638      	mov	r0, r7
 800d7c0:	f7fd f992 	bl	800aae8 <_printf_float>
 800d7c4:	1c42      	adds	r2, r0, #1
 800d7c6:	4606      	mov	r6, r0
 800d7c8:	d1d6      	bne.n	800d778 <_svfiprintf_r+0x174>
 800d7ca:	89ab      	ldrh	r3, [r5, #12]
 800d7cc:	065b      	lsls	r3, r3, #25
 800d7ce:	f53f af2d 	bmi.w	800d62c <_svfiprintf_r+0x28>
 800d7d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7d4:	e72c      	b.n	800d630 <_svfiprintf_r+0x2c>
 800d7d6:	ab03      	add	r3, sp, #12
 800d7d8:	9300      	str	r3, [sp, #0]
 800d7da:	462a      	mov	r2, r5
 800d7dc:	4b05      	ldr	r3, [pc, #20]	@ (800d7f4 <_svfiprintf_r+0x1f0>)
 800d7de:	a904      	add	r1, sp, #16
 800d7e0:	4638      	mov	r0, r7
 800d7e2:	f7fd fc19 	bl	800b018 <_printf_i>
 800d7e6:	e7ed      	b.n	800d7c4 <_svfiprintf_r+0x1c0>
 800d7e8:	08016480 	.word	0x08016480
 800d7ec:	0801648a 	.word	0x0801648a
 800d7f0:	0800aae9 	.word	0x0800aae9
 800d7f4:	0800d54f 	.word	0x0800d54f
 800d7f8:	08016486 	.word	0x08016486

0800d7fc <__sflush_r>:
 800d7fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d804:	0716      	lsls	r6, r2, #28
 800d806:	4605      	mov	r5, r0
 800d808:	460c      	mov	r4, r1
 800d80a:	d454      	bmi.n	800d8b6 <__sflush_r+0xba>
 800d80c:	684b      	ldr	r3, [r1, #4]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	dc02      	bgt.n	800d818 <__sflush_r+0x1c>
 800d812:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d814:	2b00      	cmp	r3, #0
 800d816:	dd48      	ble.n	800d8aa <__sflush_r+0xae>
 800d818:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d81a:	2e00      	cmp	r6, #0
 800d81c:	d045      	beq.n	800d8aa <__sflush_r+0xae>
 800d81e:	2300      	movs	r3, #0
 800d820:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d824:	682f      	ldr	r7, [r5, #0]
 800d826:	6a21      	ldr	r1, [r4, #32]
 800d828:	602b      	str	r3, [r5, #0]
 800d82a:	d030      	beq.n	800d88e <__sflush_r+0x92>
 800d82c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d82e:	89a3      	ldrh	r3, [r4, #12]
 800d830:	0759      	lsls	r1, r3, #29
 800d832:	d505      	bpl.n	800d840 <__sflush_r+0x44>
 800d834:	6863      	ldr	r3, [r4, #4]
 800d836:	1ad2      	subs	r2, r2, r3
 800d838:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d83a:	b10b      	cbz	r3, 800d840 <__sflush_r+0x44>
 800d83c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d83e:	1ad2      	subs	r2, r2, r3
 800d840:	2300      	movs	r3, #0
 800d842:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d844:	6a21      	ldr	r1, [r4, #32]
 800d846:	4628      	mov	r0, r5
 800d848:	47b0      	blx	r6
 800d84a:	1c43      	adds	r3, r0, #1
 800d84c:	89a3      	ldrh	r3, [r4, #12]
 800d84e:	d106      	bne.n	800d85e <__sflush_r+0x62>
 800d850:	6829      	ldr	r1, [r5, #0]
 800d852:	291d      	cmp	r1, #29
 800d854:	d82b      	bhi.n	800d8ae <__sflush_r+0xb2>
 800d856:	4a2a      	ldr	r2, [pc, #168]	@ (800d900 <__sflush_r+0x104>)
 800d858:	410a      	asrs	r2, r1
 800d85a:	07d6      	lsls	r6, r2, #31
 800d85c:	d427      	bmi.n	800d8ae <__sflush_r+0xb2>
 800d85e:	2200      	movs	r2, #0
 800d860:	6062      	str	r2, [r4, #4]
 800d862:	04d9      	lsls	r1, r3, #19
 800d864:	6922      	ldr	r2, [r4, #16]
 800d866:	6022      	str	r2, [r4, #0]
 800d868:	d504      	bpl.n	800d874 <__sflush_r+0x78>
 800d86a:	1c42      	adds	r2, r0, #1
 800d86c:	d101      	bne.n	800d872 <__sflush_r+0x76>
 800d86e:	682b      	ldr	r3, [r5, #0]
 800d870:	b903      	cbnz	r3, 800d874 <__sflush_r+0x78>
 800d872:	6560      	str	r0, [r4, #84]	@ 0x54
 800d874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d876:	602f      	str	r7, [r5, #0]
 800d878:	b1b9      	cbz	r1, 800d8aa <__sflush_r+0xae>
 800d87a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d87e:	4299      	cmp	r1, r3
 800d880:	d002      	beq.n	800d888 <__sflush_r+0x8c>
 800d882:	4628      	mov	r0, r5
 800d884:	f7fe fd58 	bl	800c338 <_free_r>
 800d888:	2300      	movs	r3, #0
 800d88a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d88c:	e00d      	b.n	800d8aa <__sflush_r+0xae>
 800d88e:	2301      	movs	r3, #1
 800d890:	4628      	mov	r0, r5
 800d892:	47b0      	blx	r6
 800d894:	4602      	mov	r2, r0
 800d896:	1c50      	adds	r0, r2, #1
 800d898:	d1c9      	bne.n	800d82e <__sflush_r+0x32>
 800d89a:	682b      	ldr	r3, [r5, #0]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d0c6      	beq.n	800d82e <__sflush_r+0x32>
 800d8a0:	2b1d      	cmp	r3, #29
 800d8a2:	d001      	beq.n	800d8a8 <__sflush_r+0xac>
 800d8a4:	2b16      	cmp	r3, #22
 800d8a6:	d11e      	bne.n	800d8e6 <__sflush_r+0xea>
 800d8a8:	602f      	str	r7, [r5, #0]
 800d8aa:	2000      	movs	r0, #0
 800d8ac:	e022      	b.n	800d8f4 <__sflush_r+0xf8>
 800d8ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8b2:	b21b      	sxth	r3, r3
 800d8b4:	e01b      	b.n	800d8ee <__sflush_r+0xf2>
 800d8b6:	690f      	ldr	r7, [r1, #16]
 800d8b8:	2f00      	cmp	r7, #0
 800d8ba:	d0f6      	beq.n	800d8aa <__sflush_r+0xae>
 800d8bc:	0793      	lsls	r3, r2, #30
 800d8be:	680e      	ldr	r6, [r1, #0]
 800d8c0:	bf08      	it	eq
 800d8c2:	694b      	ldreq	r3, [r1, #20]
 800d8c4:	600f      	str	r7, [r1, #0]
 800d8c6:	bf18      	it	ne
 800d8c8:	2300      	movne	r3, #0
 800d8ca:	eba6 0807 	sub.w	r8, r6, r7
 800d8ce:	608b      	str	r3, [r1, #8]
 800d8d0:	f1b8 0f00 	cmp.w	r8, #0
 800d8d4:	dde9      	ble.n	800d8aa <__sflush_r+0xae>
 800d8d6:	6a21      	ldr	r1, [r4, #32]
 800d8d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d8da:	4643      	mov	r3, r8
 800d8dc:	463a      	mov	r2, r7
 800d8de:	4628      	mov	r0, r5
 800d8e0:	47b0      	blx	r6
 800d8e2:	2800      	cmp	r0, #0
 800d8e4:	dc08      	bgt.n	800d8f8 <__sflush_r+0xfc>
 800d8e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8ee:	81a3      	strh	r3, [r4, #12]
 800d8f0:	f04f 30ff 	mov.w	r0, #4294967295
 800d8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8f8:	4407      	add	r7, r0
 800d8fa:	eba8 0800 	sub.w	r8, r8, r0
 800d8fe:	e7e7      	b.n	800d8d0 <__sflush_r+0xd4>
 800d900:	dfbffffe 	.word	0xdfbffffe

0800d904 <_fflush_r>:
 800d904:	b538      	push	{r3, r4, r5, lr}
 800d906:	690b      	ldr	r3, [r1, #16]
 800d908:	4605      	mov	r5, r0
 800d90a:	460c      	mov	r4, r1
 800d90c:	b913      	cbnz	r3, 800d914 <_fflush_r+0x10>
 800d90e:	2500      	movs	r5, #0
 800d910:	4628      	mov	r0, r5
 800d912:	bd38      	pop	{r3, r4, r5, pc}
 800d914:	b118      	cbz	r0, 800d91e <_fflush_r+0x1a>
 800d916:	6a03      	ldr	r3, [r0, #32]
 800d918:	b90b      	cbnz	r3, 800d91e <_fflush_r+0x1a>
 800d91a:	f7fd fd29 	bl	800b370 <__sinit>
 800d91e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d0f3      	beq.n	800d90e <_fflush_r+0xa>
 800d926:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d928:	07d0      	lsls	r0, r2, #31
 800d92a:	d404      	bmi.n	800d936 <_fflush_r+0x32>
 800d92c:	0599      	lsls	r1, r3, #22
 800d92e:	d402      	bmi.n	800d936 <_fflush_r+0x32>
 800d930:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d932:	f7fd fe8a 	bl	800b64a <__retarget_lock_acquire_recursive>
 800d936:	4628      	mov	r0, r5
 800d938:	4621      	mov	r1, r4
 800d93a:	f7ff ff5f 	bl	800d7fc <__sflush_r>
 800d93e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d940:	07da      	lsls	r2, r3, #31
 800d942:	4605      	mov	r5, r0
 800d944:	d4e4      	bmi.n	800d910 <_fflush_r+0xc>
 800d946:	89a3      	ldrh	r3, [r4, #12]
 800d948:	059b      	lsls	r3, r3, #22
 800d94a:	d4e1      	bmi.n	800d910 <_fflush_r+0xc>
 800d94c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d94e:	f7fd fe7d 	bl	800b64c <__retarget_lock_release_recursive>
 800d952:	e7dd      	b.n	800d910 <_fflush_r+0xc>

0800d954 <memmove>:
 800d954:	4288      	cmp	r0, r1
 800d956:	b510      	push	{r4, lr}
 800d958:	eb01 0402 	add.w	r4, r1, r2
 800d95c:	d902      	bls.n	800d964 <memmove+0x10>
 800d95e:	4284      	cmp	r4, r0
 800d960:	4623      	mov	r3, r4
 800d962:	d807      	bhi.n	800d974 <memmove+0x20>
 800d964:	1e43      	subs	r3, r0, #1
 800d966:	42a1      	cmp	r1, r4
 800d968:	d008      	beq.n	800d97c <memmove+0x28>
 800d96a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d96e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d972:	e7f8      	b.n	800d966 <memmove+0x12>
 800d974:	4402      	add	r2, r0
 800d976:	4601      	mov	r1, r0
 800d978:	428a      	cmp	r2, r1
 800d97a:	d100      	bne.n	800d97e <memmove+0x2a>
 800d97c:	bd10      	pop	{r4, pc}
 800d97e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d986:	e7f7      	b.n	800d978 <memmove+0x24>

0800d988 <_sbrk_r>:
 800d988:	b538      	push	{r3, r4, r5, lr}
 800d98a:	4d06      	ldr	r5, [pc, #24]	@ (800d9a4 <_sbrk_r+0x1c>)
 800d98c:	2300      	movs	r3, #0
 800d98e:	4604      	mov	r4, r0
 800d990:	4608      	mov	r0, r1
 800d992:	602b      	str	r3, [r5, #0]
 800d994:	f7f6 fdee 	bl	8004574 <_sbrk>
 800d998:	1c43      	adds	r3, r0, #1
 800d99a:	d102      	bne.n	800d9a2 <_sbrk_r+0x1a>
 800d99c:	682b      	ldr	r3, [r5, #0]
 800d99e:	b103      	cbz	r3, 800d9a2 <_sbrk_r+0x1a>
 800d9a0:	6023      	str	r3, [r4, #0]
 800d9a2:	bd38      	pop	{r3, r4, r5, pc}
 800d9a4:	20006c00 	.word	0x20006c00

0800d9a8 <__assert_func>:
 800d9a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d9aa:	4614      	mov	r4, r2
 800d9ac:	461a      	mov	r2, r3
 800d9ae:	4b09      	ldr	r3, [pc, #36]	@ (800d9d4 <__assert_func+0x2c>)
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	4605      	mov	r5, r0
 800d9b4:	68d8      	ldr	r0, [r3, #12]
 800d9b6:	b954      	cbnz	r4, 800d9ce <__assert_func+0x26>
 800d9b8:	4b07      	ldr	r3, [pc, #28]	@ (800d9d8 <__assert_func+0x30>)
 800d9ba:	461c      	mov	r4, r3
 800d9bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d9c0:	9100      	str	r1, [sp, #0]
 800d9c2:	462b      	mov	r3, r5
 800d9c4:	4905      	ldr	r1, [pc, #20]	@ (800d9dc <__assert_func+0x34>)
 800d9c6:	f000 f84f 	bl	800da68 <fiprintf>
 800d9ca:	f000 f85f 	bl	800da8c <abort>
 800d9ce:	4b04      	ldr	r3, [pc, #16]	@ (800d9e0 <__assert_func+0x38>)
 800d9d0:	e7f4      	b.n	800d9bc <__assert_func+0x14>
 800d9d2:	bf00      	nop
 800d9d4:	200001d0 	.word	0x200001d0
 800d9d8:	080164cc 	.word	0x080164cc
 800d9dc:	0801649e 	.word	0x0801649e
 800d9e0:	08016491 	.word	0x08016491

0800d9e4 <_calloc_r>:
 800d9e4:	b570      	push	{r4, r5, r6, lr}
 800d9e6:	fba1 5402 	umull	r5, r4, r1, r2
 800d9ea:	b93c      	cbnz	r4, 800d9fc <_calloc_r+0x18>
 800d9ec:	4629      	mov	r1, r5
 800d9ee:	f7ff f851 	bl	800ca94 <_malloc_r>
 800d9f2:	4606      	mov	r6, r0
 800d9f4:	b928      	cbnz	r0, 800da02 <_calloc_r+0x1e>
 800d9f6:	2600      	movs	r6, #0
 800d9f8:	4630      	mov	r0, r6
 800d9fa:	bd70      	pop	{r4, r5, r6, pc}
 800d9fc:	220c      	movs	r2, #12
 800d9fe:	6002      	str	r2, [r0, #0]
 800da00:	e7f9      	b.n	800d9f6 <_calloc_r+0x12>
 800da02:	462a      	mov	r2, r5
 800da04:	4621      	mov	r1, r4
 800da06:	f7fd fd65 	bl	800b4d4 <memset>
 800da0a:	e7f5      	b.n	800d9f8 <_calloc_r+0x14>

0800da0c <_realloc_r>:
 800da0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da10:	4680      	mov	r8, r0
 800da12:	4615      	mov	r5, r2
 800da14:	460c      	mov	r4, r1
 800da16:	b921      	cbnz	r1, 800da22 <_realloc_r+0x16>
 800da18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da1c:	4611      	mov	r1, r2
 800da1e:	f7ff b839 	b.w	800ca94 <_malloc_r>
 800da22:	b92a      	cbnz	r2, 800da30 <_realloc_r+0x24>
 800da24:	f7fe fc88 	bl	800c338 <_free_r>
 800da28:	2400      	movs	r4, #0
 800da2a:	4620      	mov	r0, r4
 800da2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da30:	f000 f833 	bl	800da9a <_malloc_usable_size_r>
 800da34:	4285      	cmp	r5, r0
 800da36:	4606      	mov	r6, r0
 800da38:	d802      	bhi.n	800da40 <_realloc_r+0x34>
 800da3a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800da3e:	d8f4      	bhi.n	800da2a <_realloc_r+0x1e>
 800da40:	4629      	mov	r1, r5
 800da42:	4640      	mov	r0, r8
 800da44:	f7ff f826 	bl	800ca94 <_malloc_r>
 800da48:	4607      	mov	r7, r0
 800da4a:	2800      	cmp	r0, #0
 800da4c:	d0ec      	beq.n	800da28 <_realloc_r+0x1c>
 800da4e:	42b5      	cmp	r5, r6
 800da50:	462a      	mov	r2, r5
 800da52:	4621      	mov	r1, r4
 800da54:	bf28      	it	cs
 800da56:	4632      	movcs	r2, r6
 800da58:	f7fd fe01 	bl	800b65e <memcpy>
 800da5c:	4621      	mov	r1, r4
 800da5e:	4640      	mov	r0, r8
 800da60:	f7fe fc6a 	bl	800c338 <_free_r>
 800da64:	463c      	mov	r4, r7
 800da66:	e7e0      	b.n	800da2a <_realloc_r+0x1e>

0800da68 <fiprintf>:
 800da68:	b40e      	push	{r1, r2, r3}
 800da6a:	b503      	push	{r0, r1, lr}
 800da6c:	4601      	mov	r1, r0
 800da6e:	ab03      	add	r3, sp, #12
 800da70:	4805      	ldr	r0, [pc, #20]	@ (800da88 <fiprintf+0x20>)
 800da72:	f853 2b04 	ldr.w	r2, [r3], #4
 800da76:	6800      	ldr	r0, [r0, #0]
 800da78:	9301      	str	r3, [sp, #4]
 800da7a:	f000 f83f 	bl	800dafc <_vfiprintf_r>
 800da7e:	b002      	add	sp, #8
 800da80:	f85d eb04 	ldr.w	lr, [sp], #4
 800da84:	b003      	add	sp, #12
 800da86:	4770      	bx	lr
 800da88:	200001d0 	.word	0x200001d0

0800da8c <abort>:
 800da8c:	b508      	push	{r3, lr}
 800da8e:	2006      	movs	r0, #6
 800da90:	f000 fa08 	bl	800dea4 <raise>
 800da94:	2001      	movs	r0, #1
 800da96:	f7f6 fd3f 	bl	8004518 <_exit>

0800da9a <_malloc_usable_size_r>:
 800da9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da9e:	1f18      	subs	r0, r3, #4
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	bfbc      	itt	lt
 800daa4:	580b      	ldrlt	r3, [r1, r0]
 800daa6:	18c0      	addlt	r0, r0, r3
 800daa8:	4770      	bx	lr

0800daaa <__sfputc_r>:
 800daaa:	6893      	ldr	r3, [r2, #8]
 800daac:	3b01      	subs	r3, #1
 800daae:	2b00      	cmp	r3, #0
 800dab0:	b410      	push	{r4}
 800dab2:	6093      	str	r3, [r2, #8]
 800dab4:	da08      	bge.n	800dac8 <__sfputc_r+0x1e>
 800dab6:	6994      	ldr	r4, [r2, #24]
 800dab8:	42a3      	cmp	r3, r4
 800daba:	db01      	blt.n	800dac0 <__sfputc_r+0x16>
 800dabc:	290a      	cmp	r1, #10
 800dabe:	d103      	bne.n	800dac8 <__sfputc_r+0x1e>
 800dac0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dac4:	f000 b932 	b.w	800dd2c <__swbuf_r>
 800dac8:	6813      	ldr	r3, [r2, #0]
 800daca:	1c58      	adds	r0, r3, #1
 800dacc:	6010      	str	r0, [r2, #0]
 800dace:	7019      	strb	r1, [r3, #0]
 800dad0:	4608      	mov	r0, r1
 800dad2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dad6:	4770      	bx	lr

0800dad8 <__sfputs_r>:
 800dad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dada:	4606      	mov	r6, r0
 800dadc:	460f      	mov	r7, r1
 800dade:	4614      	mov	r4, r2
 800dae0:	18d5      	adds	r5, r2, r3
 800dae2:	42ac      	cmp	r4, r5
 800dae4:	d101      	bne.n	800daea <__sfputs_r+0x12>
 800dae6:	2000      	movs	r0, #0
 800dae8:	e007      	b.n	800dafa <__sfputs_r+0x22>
 800daea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800daee:	463a      	mov	r2, r7
 800daf0:	4630      	mov	r0, r6
 800daf2:	f7ff ffda 	bl	800daaa <__sfputc_r>
 800daf6:	1c43      	adds	r3, r0, #1
 800daf8:	d1f3      	bne.n	800dae2 <__sfputs_r+0xa>
 800dafa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dafc <_vfiprintf_r>:
 800dafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db00:	460d      	mov	r5, r1
 800db02:	b09d      	sub	sp, #116	@ 0x74
 800db04:	4614      	mov	r4, r2
 800db06:	4698      	mov	r8, r3
 800db08:	4606      	mov	r6, r0
 800db0a:	b118      	cbz	r0, 800db14 <_vfiprintf_r+0x18>
 800db0c:	6a03      	ldr	r3, [r0, #32]
 800db0e:	b90b      	cbnz	r3, 800db14 <_vfiprintf_r+0x18>
 800db10:	f7fd fc2e 	bl	800b370 <__sinit>
 800db14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800db16:	07d9      	lsls	r1, r3, #31
 800db18:	d405      	bmi.n	800db26 <_vfiprintf_r+0x2a>
 800db1a:	89ab      	ldrh	r3, [r5, #12]
 800db1c:	059a      	lsls	r2, r3, #22
 800db1e:	d402      	bmi.n	800db26 <_vfiprintf_r+0x2a>
 800db20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800db22:	f7fd fd92 	bl	800b64a <__retarget_lock_acquire_recursive>
 800db26:	89ab      	ldrh	r3, [r5, #12]
 800db28:	071b      	lsls	r3, r3, #28
 800db2a:	d501      	bpl.n	800db30 <_vfiprintf_r+0x34>
 800db2c:	692b      	ldr	r3, [r5, #16]
 800db2e:	b99b      	cbnz	r3, 800db58 <_vfiprintf_r+0x5c>
 800db30:	4629      	mov	r1, r5
 800db32:	4630      	mov	r0, r6
 800db34:	f000 f938 	bl	800dda8 <__swsetup_r>
 800db38:	b170      	cbz	r0, 800db58 <_vfiprintf_r+0x5c>
 800db3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800db3c:	07dc      	lsls	r4, r3, #31
 800db3e:	d504      	bpl.n	800db4a <_vfiprintf_r+0x4e>
 800db40:	f04f 30ff 	mov.w	r0, #4294967295
 800db44:	b01d      	add	sp, #116	@ 0x74
 800db46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db4a:	89ab      	ldrh	r3, [r5, #12]
 800db4c:	0598      	lsls	r0, r3, #22
 800db4e:	d4f7      	bmi.n	800db40 <_vfiprintf_r+0x44>
 800db50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800db52:	f7fd fd7b 	bl	800b64c <__retarget_lock_release_recursive>
 800db56:	e7f3      	b.n	800db40 <_vfiprintf_r+0x44>
 800db58:	2300      	movs	r3, #0
 800db5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800db5c:	2320      	movs	r3, #32
 800db5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800db62:	f8cd 800c 	str.w	r8, [sp, #12]
 800db66:	2330      	movs	r3, #48	@ 0x30
 800db68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dd18 <_vfiprintf_r+0x21c>
 800db6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800db70:	f04f 0901 	mov.w	r9, #1
 800db74:	4623      	mov	r3, r4
 800db76:	469a      	mov	sl, r3
 800db78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db7c:	b10a      	cbz	r2, 800db82 <_vfiprintf_r+0x86>
 800db7e:	2a25      	cmp	r2, #37	@ 0x25
 800db80:	d1f9      	bne.n	800db76 <_vfiprintf_r+0x7a>
 800db82:	ebba 0b04 	subs.w	fp, sl, r4
 800db86:	d00b      	beq.n	800dba0 <_vfiprintf_r+0xa4>
 800db88:	465b      	mov	r3, fp
 800db8a:	4622      	mov	r2, r4
 800db8c:	4629      	mov	r1, r5
 800db8e:	4630      	mov	r0, r6
 800db90:	f7ff ffa2 	bl	800dad8 <__sfputs_r>
 800db94:	3001      	adds	r0, #1
 800db96:	f000 80a7 	beq.w	800dce8 <_vfiprintf_r+0x1ec>
 800db9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db9c:	445a      	add	r2, fp
 800db9e:	9209      	str	r2, [sp, #36]	@ 0x24
 800dba0:	f89a 3000 	ldrb.w	r3, [sl]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	f000 809f 	beq.w	800dce8 <_vfiprintf_r+0x1ec>
 800dbaa:	2300      	movs	r3, #0
 800dbac:	f04f 32ff 	mov.w	r2, #4294967295
 800dbb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dbb4:	f10a 0a01 	add.w	sl, sl, #1
 800dbb8:	9304      	str	r3, [sp, #16]
 800dbba:	9307      	str	r3, [sp, #28]
 800dbbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dbc0:	931a      	str	r3, [sp, #104]	@ 0x68
 800dbc2:	4654      	mov	r4, sl
 800dbc4:	2205      	movs	r2, #5
 800dbc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbca:	4853      	ldr	r0, [pc, #332]	@ (800dd18 <_vfiprintf_r+0x21c>)
 800dbcc:	f7f2 fb38 	bl	8000240 <memchr>
 800dbd0:	9a04      	ldr	r2, [sp, #16]
 800dbd2:	b9d8      	cbnz	r0, 800dc0c <_vfiprintf_r+0x110>
 800dbd4:	06d1      	lsls	r1, r2, #27
 800dbd6:	bf44      	itt	mi
 800dbd8:	2320      	movmi	r3, #32
 800dbda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dbde:	0713      	lsls	r3, r2, #28
 800dbe0:	bf44      	itt	mi
 800dbe2:	232b      	movmi	r3, #43	@ 0x2b
 800dbe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dbe8:	f89a 3000 	ldrb.w	r3, [sl]
 800dbec:	2b2a      	cmp	r3, #42	@ 0x2a
 800dbee:	d015      	beq.n	800dc1c <_vfiprintf_r+0x120>
 800dbf0:	9a07      	ldr	r2, [sp, #28]
 800dbf2:	4654      	mov	r4, sl
 800dbf4:	2000      	movs	r0, #0
 800dbf6:	f04f 0c0a 	mov.w	ip, #10
 800dbfa:	4621      	mov	r1, r4
 800dbfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc00:	3b30      	subs	r3, #48	@ 0x30
 800dc02:	2b09      	cmp	r3, #9
 800dc04:	d94b      	bls.n	800dc9e <_vfiprintf_r+0x1a2>
 800dc06:	b1b0      	cbz	r0, 800dc36 <_vfiprintf_r+0x13a>
 800dc08:	9207      	str	r2, [sp, #28]
 800dc0a:	e014      	b.n	800dc36 <_vfiprintf_r+0x13a>
 800dc0c:	eba0 0308 	sub.w	r3, r0, r8
 800dc10:	fa09 f303 	lsl.w	r3, r9, r3
 800dc14:	4313      	orrs	r3, r2
 800dc16:	9304      	str	r3, [sp, #16]
 800dc18:	46a2      	mov	sl, r4
 800dc1a:	e7d2      	b.n	800dbc2 <_vfiprintf_r+0xc6>
 800dc1c:	9b03      	ldr	r3, [sp, #12]
 800dc1e:	1d19      	adds	r1, r3, #4
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	9103      	str	r1, [sp, #12]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	bfbb      	ittet	lt
 800dc28:	425b      	neglt	r3, r3
 800dc2a:	f042 0202 	orrlt.w	r2, r2, #2
 800dc2e:	9307      	strge	r3, [sp, #28]
 800dc30:	9307      	strlt	r3, [sp, #28]
 800dc32:	bfb8      	it	lt
 800dc34:	9204      	strlt	r2, [sp, #16]
 800dc36:	7823      	ldrb	r3, [r4, #0]
 800dc38:	2b2e      	cmp	r3, #46	@ 0x2e
 800dc3a:	d10a      	bne.n	800dc52 <_vfiprintf_r+0x156>
 800dc3c:	7863      	ldrb	r3, [r4, #1]
 800dc3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc40:	d132      	bne.n	800dca8 <_vfiprintf_r+0x1ac>
 800dc42:	9b03      	ldr	r3, [sp, #12]
 800dc44:	1d1a      	adds	r2, r3, #4
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	9203      	str	r2, [sp, #12]
 800dc4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dc4e:	3402      	adds	r4, #2
 800dc50:	9305      	str	r3, [sp, #20]
 800dc52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dd28 <_vfiprintf_r+0x22c>
 800dc56:	7821      	ldrb	r1, [r4, #0]
 800dc58:	2203      	movs	r2, #3
 800dc5a:	4650      	mov	r0, sl
 800dc5c:	f7f2 faf0 	bl	8000240 <memchr>
 800dc60:	b138      	cbz	r0, 800dc72 <_vfiprintf_r+0x176>
 800dc62:	9b04      	ldr	r3, [sp, #16]
 800dc64:	eba0 000a 	sub.w	r0, r0, sl
 800dc68:	2240      	movs	r2, #64	@ 0x40
 800dc6a:	4082      	lsls	r2, r0
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	3401      	adds	r4, #1
 800dc70:	9304      	str	r3, [sp, #16]
 800dc72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc76:	4829      	ldr	r0, [pc, #164]	@ (800dd1c <_vfiprintf_r+0x220>)
 800dc78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dc7c:	2206      	movs	r2, #6
 800dc7e:	f7f2 fadf 	bl	8000240 <memchr>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d03f      	beq.n	800dd06 <_vfiprintf_r+0x20a>
 800dc86:	4b26      	ldr	r3, [pc, #152]	@ (800dd20 <_vfiprintf_r+0x224>)
 800dc88:	bb1b      	cbnz	r3, 800dcd2 <_vfiprintf_r+0x1d6>
 800dc8a:	9b03      	ldr	r3, [sp, #12]
 800dc8c:	3307      	adds	r3, #7
 800dc8e:	f023 0307 	bic.w	r3, r3, #7
 800dc92:	3308      	adds	r3, #8
 800dc94:	9303      	str	r3, [sp, #12]
 800dc96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc98:	443b      	add	r3, r7
 800dc9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc9c:	e76a      	b.n	800db74 <_vfiprintf_r+0x78>
 800dc9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800dca2:	460c      	mov	r4, r1
 800dca4:	2001      	movs	r0, #1
 800dca6:	e7a8      	b.n	800dbfa <_vfiprintf_r+0xfe>
 800dca8:	2300      	movs	r3, #0
 800dcaa:	3401      	adds	r4, #1
 800dcac:	9305      	str	r3, [sp, #20]
 800dcae:	4619      	mov	r1, r3
 800dcb0:	f04f 0c0a 	mov.w	ip, #10
 800dcb4:	4620      	mov	r0, r4
 800dcb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dcba:	3a30      	subs	r2, #48	@ 0x30
 800dcbc:	2a09      	cmp	r2, #9
 800dcbe:	d903      	bls.n	800dcc8 <_vfiprintf_r+0x1cc>
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d0c6      	beq.n	800dc52 <_vfiprintf_r+0x156>
 800dcc4:	9105      	str	r1, [sp, #20]
 800dcc6:	e7c4      	b.n	800dc52 <_vfiprintf_r+0x156>
 800dcc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800dccc:	4604      	mov	r4, r0
 800dcce:	2301      	movs	r3, #1
 800dcd0:	e7f0      	b.n	800dcb4 <_vfiprintf_r+0x1b8>
 800dcd2:	ab03      	add	r3, sp, #12
 800dcd4:	9300      	str	r3, [sp, #0]
 800dcd6:	462a      	mov	r2, r5
 800dcd8:	4b12      	ldr	r3, [pc, #72]	@ (800dd24 <_vfiprintf_r+0x228>)
 800dcda:	a904      	add	r1, sp, #16
 800dcdc:	4630      	mov	r0, r6
 800dcde:	f7fc ff03 	bl	800aae8 <_printf_float>
 800dce2:	4607      	mov	r7, r0
 800dce4:	1c78      	adds	r0, r7, #1
 800dce6:	d1d6      	bne.n	800dc96 <_vfiprintf_r+0x19a>
 800dce8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dcea:	07d9      	lsls	r1, r3, #31
 800dcec:	d405      	bmi.n	800dcfa <_vfiprintf_r+0x1fe>
 800dcee:	89ab      	ldrh	r3, [r5, #12]
 800dcf0:	059a      	lsls	r2, r3, #22
 800dcf2:	d402      	bmi.n	800dcfa <_vfiprintf_r+0x1fe>
 800dcf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dcf6:	f7fd fca9 	bl	800b64c <__retarget_lock_release_recursive>
 800dcfa:	89ab      	ldrh	r3, [r5, #12]
 800dcfc:	065b      	lsls	r3, r3, #25
 800dcfe:	f53f af1f 	bmi.w	800db40 <_vfiprintf_r+0x44>
 800dd02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dd04:	e71e      	b.n	800db44 <_vfiprintf_r+0x48>
 800dd06:	ab03      	add	r3, sp, #12
 800dd08:	9300      	str	r3, [sp, #0]
 800dd0a:	462a      	mov	r2, r5
 800dd0c:	4b05      	ldr	r3, [pc, #20]	@ (800dd24 <_vfiprintf_r+0x228>)
 800dd0e:	a904      	add	r1, sp, #16
 800dd10:	4630      	mov	r0, r6
 800dd12:	f7fd f981 	bl	800b018 <_printf_i>
 800dd16:	e7e4      	b.n	800dce2 <_vfiprintf_r+0x1e6>
 800dd18:	08016480 	.word	0x08016480
 800dd1c:	0801648a 	.word	0x0801648a
 800dd20:	0800aae9 	.word	0x0800aae9
 800dd24:	0800dad9 	.word	0x0800dad9
 800dd28:	08016486 	.word	0x08016486

0800dd2c <__swbuf_r>:
 800dd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd2e:	460e      	mov	r6, r1
 800dd30:	4614      	mov	r4, r2
 800dd32:	4605      	mov	r5, r0
 800dd34:	b118      	cbz	r0, 800dd3e <__swbuf_r+0x12>
 800dd36:	6a03      	ldr	r3, [r0, #32]
 800dd38:	b90b      	cbnz	r3, 800dd3e <__swbuf_r+0x12>
 800dd3a:	f7fd fb19 	bl	800b370 <__sinit>
 800dd3e:	69a3      	ldr	r3, [r4, #24]
 800dd40:	60a3      	str	r3, [r4, #8]
 800dd42:	89a3      	ldrh	r3, [r4, #12]
 800dd44:	071a      	lsls	r2, r3, #28
 800dd46:	d501      	bpl.n	800dd4c <__swbuf_r+0x20>
 800dd48:	6923      	ldr	r3, [r4, #16]
 800dd4a:	b943      	cbnz	r3, 800dd5e <__swbuf_r+0x32>
 800dd4c:	4621      	mov	r1, r4
 800dd4e:	4628      	mov	r0, r5
 800dd50:	f000 f82a 	bl	800dda8 <__swsetup_r>
 800dd54:	b118      	cbz	r0, 800dd5e <__swbuf_r+0x32>
 800dd56:	f04f 37ff 	mov.w	r7, #4294967295
 800dd5a:	4638      	mov	r0, r7
 800dd5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd5e:	6823      	ldr	r3, [r4, #0]
 800dd60:	6922      	ldr	r2, [r4, #16]
 800dd62:	1a98      	subs	r0, r3, r2
 800dd64:	6963      	ldr	r3, [r4, #20]
 800dd66:	b2f6      	uxtb	r6, r6
 800dd68:	4283      	cmp	r3, r0
 800dd6a:	4637      	mov	r7, r6
 800dd6c:	dc05      	bgt.n	800dd7a <__swbuf_r+0x4e>
 800dd6e:	4621      	mov	r1, r4
 800dd70:	4628      	mov	r0, r5
 800dd72:	f7ff fdc7 	bl	800d904 <_fflush_r>
 800dd76:	2800      	cmp	r0, #0
 800dd78:	d1ed      	bne.n	800dd56 <__swbuf_r+0x2a>
 800dd7a:	68a3      	ldr	r3, [r4, #8]
 800dd7c:	3b01      	subs	r3, #1
 800dd7e:	60a3      	str	r3, [r4, #8]
 800dd80:	6823      	ldr	r3, [r4, #0]
 800dd82:	1c5a      	adds	r2, r3, #1
 800dd84:	6022      	str	r2, [r4, #0]
 800dd86:	701e      	strb	r6, [r3, #0]
 800dd88:	6962      	ldr	r2, [r4, #20]
 800dd8a:	1c43      	adds	r3, r0, #1
 800dd8c:	429a      	cmp	r2, r3
 800dd8e:	d004      	beq.n	800dd9a <__swbuf_r+0x6e>
 800dd90:	89a3      	ldrh	r3, [r4, #12]
 800dd92:	07db      	lsls	r3, r3, #31
 800dd94:	d5e1      	bpl.n	800dd5a <__swbuf_r+0x2e>
 800dd96:	2e0a      	cmp	r6, #10
 800dd98:	d1df      	bne.n	800dd5a <__swbuf_r+0x2e>
 800dd9a:	4621      	mov	r1, r4
 800dd9c:	4628      	mov	r0, r5
 800dd9e:	f7ff fdb1 	bl	800d904 <_fflush_r>
 800dda2:	2800      	cmp	r0, #0
 800dda4:	d0d9      	beq.n	800dd5a <__swbuf_r+0x2e>
 800dda6:	e7d6      	b.n	800dd56 <__swbuf_r+0x2a>

0800dda8 <__swsetup_r>:
 800dda8:	b538      	push	{r3, r4, r5, lr}
 800ddaa:	4b29      	ldr	r3, [pc, #164]	@ (800de50 <__swsetup_r+0xa8>)
 800ddac:	4605      	mov	r5, r0
 800ddae:	6818      	ldr	r0, [r3, #0]
 800ddb0:	460c      	mov	r4, r1
 800ddb2:	b118      	cbz	r0, 800ddbc <__swsetup_r+0x14>
 800ddb4:	6a03      	ldr	r3, [r0, #32]
 800ddb6:	b90b      	cbnz	r3, 800ddbc <__swsetup_r+0x14>
 800ddb8:	f7fd fada 	bl	800b370 <__sinit>
 800ddbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddc0:	0719      	lsls	r1, r3, #28
 800ddc2:	d422      	bmi.n	800de0a <__swsetup_r+0x62>
 800ddc4:	06da      	lsls	r2, r3, #27
 800ddc6:	d407      	bmi.n	800ddd8 <__swsetup_r+0x30>
 800ddc8:	2209      	movs	r2, #9
 800ddca:	602a      	str	r2, [r5, #0]
 800ddcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ddd0:	81a3      	strh	r3, [r4, #12]
 800ddd2:	f04f 30ff 	mov.w	r0, #4294967295
 800ddd6:	e033      	b.n	800de40 <__swsetup_r+0x98>
 800ddd8:	0758      	lsls	r0, r3, #29
 800ddda:	d512      	bpl.n	800de02 <__swsetup_r+0x5a>
 800dddc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ddde:	b141      	cbz	r1, 800ddf2 <__swsetup_r+0x4a>
 800dde0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dde4:	4299      	cmp	r1, r3
 800dde6:	d002      	beq.n	800ddee <__swsetup_r+0x46>
 800dde8:	4628      	mov	r0, r5
 800ddea:	f7fe faa5 	bl	800c338 <_free_r>
 800ddee:	2300      	movs	r3, #0
 800ddf0:	6363      	str	r3, [r4, #52]	@ 0x34
 800ddf2:	89a3      	ldrh	r3, [r4, #12]
 800ddf4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ddf8:	81a3      	strh	r3, [r4, #12]
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	6063      	str	r3, [r4, #4]
 800ddfe:	6923      	ldr	r3, [r4, #16]
 800de00:	6023      	str	r3, [r4, #0]
 800de02:	89a3      	ldrh	r3, [r4, #12]
 800de04:	f043 0308 	orr.w	r3, r3, #8
 800de08:	81a3      	strh	r3, [r4, #12]
 800de0a:	6923      	ldr	r3, [r4, #16]
 800de0c:	b94b      	cbnz	r3, 800de22 <__swsetup_r+0x7a>
 800de0e:	89a3      	ldrh	r3, [r4, #12]
 800de10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800de14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de18:	d003      	beq.n	800de22 <__swsetup_r+0x7a>
 800de1a:	4621      	mov	r1, r4
 800de1c:	4628      	mov	r0, r5
 800de1e:	f000 f883 	bl	800df28 <__smakebuf_r>
 800de22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de26:	f013 0201 	ands.w	r2, r3, #1
 800de2a:	d00a      	beq.n	800de42 <__swsetup_r+0x9a>
 800de2c:	2200      	movs	r2, #0
 800de2e:	60a2      	str	r2, [r4, #8]
 800de30:	6962      	ldr	r2, [r4, #20]
 800de32:	4252      	negs	r2, r2
 800de34:	61a2      	str	r2, [r4, #24]
 800de36:	6922      	ldr	r2, [r4, #16]
 800de38:	b942      	cbnz	r2, 800de4c <__swsetup_r+0xa4>
 800de3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800de3e:	d1c5      	bne.n	800ddcc <__swsetup_r+0x24>
 800de40:	bd38      	pop	{r3, r4, r5, pc}
 800de42:	0799      	lsls	r1, r3, #30
 800de44:	bf58      	it	pl
 800de46:	6962      	ldrpl	r2, [r4, #20]
 800de48:	60a2      	str	r2, [r4, #8]
 800de4a:	e7f4      	b.n	800de36 <__swsetup_r+0x8e>
 800de4c:	2000      	movs	r0, #0
 800de4e:	e7f7      	b.n	800de40 <__swsetup_r+0x98>
 800de50:	200001d0 	.word	0x200001d0

0800de54 <_raise_r>:
 800de54:	291f      	cmp	r1, #31
 800de56:	b538      	push	{r3, r4, r5, lr}
 800de58:	4605      	mov	r5, r0
 800de5a:	460c      	mov	r4, r1
 800de5c:	d904      	bls.n	800de68 <_raise_r+0x14>
 800de5e:	2316      	movs	r3, #22
 800de60:	6003      	str	r3, [r0, #0]
 800de62:	f04f 30ff 	mov.w	r0, #4294967295
 800de66:	bd38      	pop	{r3, r4, r5, pc}
 800de68:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800de6a:	b112      	cbz	r2, 800de72 <_raise_r+0x1e>
 800de6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de70:	b94b      	cbnz	r3, 800de86 <_raise_r+0x32>
 800de72:	4628      	mov	r0, r5
 800de74:	f000 f830 	bl	800ded8 <_getpid_r>
 800de78:	4622      	mov	r2, r4
 800de7a:	4601      	mov	r1, r0
 800de7c:	4628      	mov	r0, r5
 800de7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de82:	f000 b817 	b.w	800deb4 <_kill_r>
 800de86:	2b01      	cmp	r3, #1
 800de88:	d00a      	beq.n	800dea0 <_raise_r+0x4c>
 800de8a:	1c59      	adds	r1, r3, #1
 800de8c:	d103      	bne.n	800de96 <_raise_r+0x42>
 800de8e:	2316      	movs	r3, #22
 800de90:	6003      	str	r3, [r0, #0]
 800de92:	2001      	movs	r0, #1
 800de94:	e7e7      	b.n	800de66 <_raise_r+0x12>
 800de96:	2100      	movs	r1, #0
 800de98:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800de9c:	4620      	mov	r0, r4
 800de9e:	4798      	blx	r3
 800dea0:	2000      	movs	r0, #0
 800dea2:	e7e0      	b.n	800de66 <_raise_r+0x12>

0800dea4 <raise>:
 800dea4:	4b02      	ldr	r3, [pc, #8]	@ (800deb0 <raise+0xc>)
 800dea6:	4601      	mov	r1, r0
 800dea8:	6818      	ldr	r0, [r3, #0]
 800deaa:	f7ff bfd3 	b.w	800de54 <_raise_r>
 800deae:	bf00      	nop
 800deb0:	200001d0 	.word	0x200001d0

0800deb4 <_kill_r>:
 800deb4:	b538      	push	{r3, r4, r5, lr}
 800deb6:	4d07      	ldr	r5, [pc, #28]	@ (800ded4 <_kill_r+0x20>)
 800deb8:	2300      	movs	r3, #0
 800deba:	4604      	mov	r4, r0
 800debc:	4608      	mov	r0, r1
 800debe:	4611      	mov	r1, r2
 800dec0:	602b      	str	r3, [r5, #0]
 800dec2:	f7f6 fb21 	bl	8004508 <_kill>
 800dec6:	1c43      	adds	r3, r0, #1
 800dec8:	d102      	bne.n	800ded0 <_kill_r+0x1c>
 800deca:	682b      	ldr	r3, [r5, #0]
 800decc:	b103      	cbz	r3, 800ded0 <_kill_r+0x1c>
 800dece:	6023      	str	r3, [r4, #0]
 800ded0:	bd38      	pop	{r3, r4, r5, pc}
 800ded2:	bf00      	nop
 800ded4:	20006c00 	.word	0x20006c00

0800ded8 <_getpid_r>:
 800ded8:	f7f6 bb14 	b.w	8004504 <_getpid>

0800dedc <__swhatbuf_r>:
 800dedc:	b570      	push	{r4, r5, r6, lr}
 800dede:	460c      	mov	r4, r1
 800dee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dee4:	2900      	cmp	r1, #0
 800dee6:	b096      	sub	sp, #88	@ 0x58
 800dee8:	4615      	mov	r5, r2
 800deea:	461e      	mov	r6, r3
 800deec:	da0d      	bge.n	800df0a <__swhatbuf_r+0x2e>
 800deee:	89a3      	ldrh	r3, [r4, #12]
 800def0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800def4:	f04f 0100 	mov.w	r1, #0
 800def8:	bf14      	ite	ne
 800defa:	2340      	movne	r3, #64	@ 0x40
 800defc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800df00:	2000      	movs	r0, #0
 800df02:	6031      	str	r1, [r6, #0]
 800df04:	602b      	str	r3, [r5, #0]
 800df06:	b016      	add	sp, #88	@ 0x58
 800df08:	bd70      	pop	{r4, r5, r6, pc}
 800df0a:	466a      	mov	r2, sp
 800df0c:	f000 f848 	bl	800dfa0 <_fstat_r>
 800df10:	2800      	cmp	r0, #0
 800df12:	dbec      	blt.n	800deee <__swhatbuf_r+0x12>
 800df14:	9901      	ldr	r1, [sp, #4]
 800df16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800df1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800df1e:	4259      	negs	r1, r3
 800df20:	4159      	adcs	r1, r3
 800df22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df26:	e7eb      	b.n	800df00 <__swhatbuf_r+0x24>

0800df28 <__smakebuf_r>:
 800df28:	898b      	ldrh	r3, [r1, #12]
 800df2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df2c:	079d      	lsls	r5, r3, #30
 800df2e:	4606      	mov	r6, r0
 800df30:	460c      	mov	r4, r1
 800df32:	d507      	bpl.n	800df44 <__smakebuf_r+0x1c>
 800df34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800df38:	6023      	str	r3, [r4, #0]
 800df3a:	6123      	str	r3, [r4, #16]
 800df3c:	2301      	movs	r3, #1
 800df3e:	6163      	str	r3, [r4, #20]
 800df40:	b003      	add	sp, #12
 800df42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df44:	ab01      	add	r3, sp, #4
 800df46:	466a      	mov	r2, sp
 800df48:	f7ff ffc8 	bl	800dedc <__swhatbuf_r>
 800df4c:	9f00      	ldr	r7, [sp, #0]
 800df4e:	4605      	mov	r5, r0
 800df50:	4639      	mov	r1, r7
 800df52:	4630      	mov	r0, r6
 800df54:	f7fe fd9e 	bl	800ca94 <_malloc_r>
 800df58:	b948      	cbnz	r0, 800df6e <__smakebuf_r+0x46>
 800df5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df5e:	059a      	lsls	r2, r3, #22
 800df60:	d4ee      	bmi.n	800df40 <__smakebuf_r+0x18>
 800df62:	f023 0303 	bic.w	r3, r3, #3
 800df66:	f043 0302 	orr.w	r3, r3, #2
 800df6a:	81a3      	strh	r3, [r4, #12]
 800df6c:	e7e2      	b.n	800df34 <__smakebuf_r+0xc>
 800df6e:	89a3      	ldrh	r3, [r4, #12]
 800df70:	6020      	str	r0, [r4, #0]
 800df72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df76:	81a3      	strh	r3, [r4, #12]
 800df78:	9b01      	ldr	r3, [sp, #4]
 800df7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800df7e:	b15b      	cbz	r3, 800df98 <__smakebuf_r+0x70>
 800df80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df84:	4630      	mov	r0, r6
 800df86:	f000 f81d 	bl	800dfc4 <_isatty_r>
 800df8a:	b128      	cbz	r0, 800df98 <__smakebuf_r+0x70>
 800df8c:	89a3      	ldrh	r3, [r4, #12]
 800df8e:	f023 0303 	bic.w	r3, r3, #3
 800df92:	f043 0301 	orr.w	r3, r3, #1
 800df96:	81a3      	strh	r3, [r4, #12]
 800df98:	89a3      	ldrh	r3, [r4, #12]
 800df9a:	431d      	orrs	r5, r3
 800df9c:	81a5      	strh	r5, [r4, #12]
 800df9e:	e7cf      	b.n	800df40 <__smakebuf_r+0x18>

0800dfa0 <_fstat_r>:
 800dfa0:	b538      	push	{r3, r4, r5, lr}
 800dfa2:	4d07      	ldr	r5, [pc, #28]	@ (800dfc0 <_fstat_r+0x20>)
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	4604      	mov	r4, r0
 800dfa8:	4608      	mov	r0, r1
 800dfaa:	4611      	mov	r1, r2
 800dfac:	602b      	str	r3, [r5, #0]
 800dfae:	f7f6 fad8 	bl	8004562 <_fstat>
 800dfb2:	1c43      	adds	r3, r0, #1
 800dfb4:	d102      	bne.n	800dfbc <_fstat_r+0x1c>
 800dfb6:	682b      	ldr	r3, [r5, #0]
 800dfb8:	b103      	cbz	r3, 800dfbc <_fstat_r+0x1c>
 800dfba:	6023      	str	r3, [r4, #0]
 800dfbc:	bd38      	pop	{r3, r4, r5, pc}
 800dfbe:	bf00      	nop
 800dfc0:	20006c00 	.word	0x20006c00

0800dfc4 <_isatty_r>:
 800dfc4:	b538      	push	{r3, r4, r5, lr}
 800dfc6:	4d06      	ldr	r5, [pc, #24]	@ (800dfe0 <_isatty_r+0x1c>)
 800dfc8:	2300      	movs	r3, #0
 800dfca:	4604      	mov	r4, r0
 800dfcc:	4608      	mov	r0, r1
 800dfce:	602b      	str	r3, [r5, #0]
 800dfd0:	f7f6 facc 	bl	800456c <_isatty>
 800dfd4:	1c43      	adds	r3, r0, #1
 800dfd6:	d102      	bne.n	800dfde <_isatty_r+0x1a>
 800dfd8:	682b      	ldr	r3, [r5, #0]
 800dfda:	b103      	cbz	r3, 800dfde <_isatty_r+0x1a>
 800dfdc:	6023      	str	r3, [r4, #0]
 800dfde:	bd38      	pop	{r3, r4, r5, pc}
 800dfe0:	20006c00 	.word	0x20006c00

0800dfe4 <sinf>:
 800dfe4:	ee10 3a10 	vmov	r3, s0
 800dfe8:	b507      	push	{r0, r1, r2, lr}
 800dfea:	4a1f      	ldr	r2, [pc, #124]	@ (800e068 <sinf+0x84>)
 800dfec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dff0:	4293      	cmp	r3, r2
 800dff2:	d807      	bhi.n	800e004 <sinf+0x20>
 800dff4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e06c <sinf+0x88>
 800dff8:	2000      	movs	r0, #0
 800dffa:	b003      	add	sp, #12
 800dffc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e000:	f000 b91a 	b.w	800e238 <__kernel_sinf>
 800e004:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e008:	d304      	bcc.n	800e014 <sinf+0x30>
 800e00a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e00e:	b003      	add	sp, #12
 800e010:	f85d fb04 	ldr.w	pc, [sp], #4
 800e014:	4668      	mov	r0, sp
 800e016:	f000 f957 	bl	800e2c8 <__ieee754_rem_pio2f>
 800e01a:	f000 0003 	and.w	r0, r0, #3
 800e01e:	2801      	cmp	r0, #1
 800e020:	d00a      	beq.n	800e038 <sinf+0x54>
 800e022:	2802      	cmp	r0, #2
 800e024:	d00f      	beq.n	800e046 <sinf+0x62>
 800e026:	b9c0      	cbnz	r0, 800e05a <sinf+0x76>
 800e028:	eddd 0a01 	vldr	s1, [sp, #4]
 800e02c:	ed9d 0a00 	vldr	s0, [sp]
 800e030:	2001      	movs	r0, #1
 800e032:	f000 f901 	bl	800e238 <__kernel_sinf>
 800e036:	e7ea      	b.n	800e00e <sinf+0x2a>
 800e038:	eddd 0a01 	vldr	s1, [sp, #4]
 800e03c:	ed9d 0a00 	vldr	s0, [sp]
 800e040:	f000 f8a2 	bl	800e188 <__kernel_cosf>
 800e044:	e7e3      	b.n	800e00e <sinf+0x2a>
 800e046:	eddd 0a01 	vldr	s1, [sp, #4]
 800e04a:	ed9d 0a00 	vldr	s0, [sp]
 800e04e:	2001      	movs	r0, #1
 800e050:	f000 f8f2 	bl	800e238 <__kernel_sinf>
 800e054:	eeb1 0a40 	vneg.f32	s0, s0
 800e058:	e7d9      	b.n	800e00e <sinf+0x2a>
 800e05a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e05e:	ed9d 0a00 	vldr	s0, [sp]
 800e062:	f000 f891 	bl	800e188 <__kernel_cosf>
 800e066:	e7f5      	b.n	800e054 <sinf+0x70>
 800e068:	3f490fd8 	.word	0x3f490fd8
 800e06c:	00000000 	.word	0x00000000

0800e070 <rint>:
 800e070:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e072:	ec53 2b10 	vmov	r2, r3, d0
 800e076:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800e07a:	f2a0 35ff 	subw	r5, r0, #1023	@ 0x3ff
 800e07e:	2d13      	cmp	r5, #19
 800e080:	461c      	mov	r4, r3
 800e082:	4611      	mov	r1, r2
 800e084:	ea4f 76d3 	mov.w	r6, r3, lsr #31
 800e088:	dc5b      	bgt.n	800e142 <rint+0xd2>
 800e08a:	2d00      	cmp	r5, #0
 800e08c:	da2f      	bge.n	800e0ee <rint+0x7e>
 800e08e:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e092:	4310      	orrs	r0, r2
 800e094:	d027      	beq.n	800e0e6 <rint+0x76>
 800e096:	f3c3 0513 	ubfx	r5, r3, #0, #20
 800e09a:	4315      	orrs	r5, r2
 800e09c:	426b      	negs	r3, r5
 800e09e:	432b      	orrs	r3, r5
 800e0a0:	4610      	mov	r0, r2
 800e0a2:	0b1b      	lsrs	r3, r3, #12
 800e0a4:	0c62      	lsrs	r2, r4, #17
 800e0a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e0aa:	0452      	lsls	r2, r2, #17
 800e0ac:	ea43 0102 	orr.w	r1, r3, r2
 800e0b0:	460b      	mov	r3, r1
 800e0b2:	4933      	ldr	r1, [pc, #204]	@ (800e180 <rint+0x110>)
 800e0b4:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e0b8:	e9d1 6700 	ldrd	r6, r7, [r1]
 800e0bc:	4602      	mov	r2, r0
 800e0be:	4639      	mov	r1, r7
 800e0c0:	4630      	mov	r0, r6
 800e0c2:	f7f2 f91b 	bl	80002fc <__adddf3>
 800e0c6:	e9cd 0100 	strd	r0, r1, [sp]
 800e0ca:	463b      	mov	r3, r7
 800e0cc:	4632      	mov	r2, r6
 800e0ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e0d2:	f7f2 f911 	bl	80002f8 <__aeabi_dsub>
 800e0d6:	f004 4400 	and.w	r4, r4, #2147483648	@ 0x80000000
 800e0da:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e0de:	ea44 0703 	orr.w	r7, r4, r3
 800e0e2:	4602      	mov	r2, r0
 800e0e4:	463b      	mov	r3, r7
 800e0e6:	ec43 2b10 	vmov	d0, r2, r3
 800e0ea:	b003      	add	sp, #12
 800e0ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0ee:	4825      	ldr	r0, [pc, #148]	@ (800e184 <rint+0x114>)
 800e0f0:	4128      	asrs	r0, r5
 800e0f2:	ea00 0703 	and.w	r7, r0, r3
 800e0f6:	4317      	orrs	r7, r2
 800e0f8:	d0f5      	beq.n	800e0e6 <rint+0x76>
 800e0fa:	0843      	lsrs	r3, r0, #1
 800e0fc:	ea04 0050 	and.w	r0, r4, r0, lsr #1
 800e100:	4301      	orrs	r1, r0
 800e102:	d00a      	beq.n	800e11a <rint+0xaa>
 800e104:	f1a5 0213 	sub.w	r2, r5, #19
 800e108:	ea24 0303 	bic.w	r3, r4, r3
 800e10c:	4251      	negs	r1, r2
 800e10e:	f44f 2480 	mov.w	r4, #262144	@ 0x40000
 800e112:	4151      	adcs	r1, r2
 800e114:	412c      	asrs	r4, r5
 800e116:	07c9      	lsls	r1, r1, #31
 800e118:	431c      	orrs	r4, r3
 800e11a:	460a      	mov	r2, r1
 800e11c:	4918      	ldr	r1, [pc, #96]	@ (800e180 <rint+0x110>)
 800e11e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e122:	4623      	mov	r3, r4
 800e124:	e9d1 4500 	ldrd	r4, r5, [r1]
 800e128:	4620      	mov	r0, r4
 800e12a:	4629      	mov	r1, r5
 800e12c:	f7f2 f8e6 	bl	80002fc <__adddf3>
 800e130:	e9cd 0100 	strd	r0, r1, [sp]
 800e134:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e138:	4622      	mov	r2, r4
 800e13a:	462b      	mov	r3, r5
 800e13c:	f7f2 f8dc 	bl	80002f8 <__aeabi_dsub>
 800e140:	e008      	b.n	800e154 <rint+0xe4>
 800e142:	2d33      	cmp	r5, #51	@ 0x33
 800e144:	dd09      	ble.n	800e15a <rint+0xea>
 800e146:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800e14a:	d1cc      	bne.n	800e0e6 <rint+0x76>
 800e14c:	4610      	mov	r0, r2
 800e14e:	4619      	mov	r1, r3
 800e150:	f7f2 f8d4 	bl	80002fc <__adddf3>
 800e154:	4602      	mov	r2, r0
 800e156:	460b      	mov	r3, r1
 800e158:	e7c5      	b.n	800e0e6 <rint+0x76>
 800e15a:	f2a0 4513 	subw	r5, r0, #1043	@ 0x413
 800e15e:	f04f 30ff 	mov.w	r0, #4294967295
 800e162:	40e8      	lsrs	r0, r5
 800e164:	4202      	tst	r2, r0
 800e166:	d0be      	beq.n	800e0e6 <rint+0x76>
 800e168:	0843      	lsrs	r3, r0, #1
 800e16a:	ea11 0050 	ands.w	r0, r1, r0, lsr #1
 800e16e:	bf1f      	itttt	ne
 800e170:	ea21 0303 	bicne.w	r3, r1, r3
 800e174:	f04f 4180 	movne.w	r1, #1073741824	@ 0x40000000
 800e178:	4129      	asrne	r1, r5
 800e17a:	4319      	orrne	r1, r3
 800e17c:	e7cd      	b.n	800e11a <rint+0xaa>
 800e17e:	bf00      	nop
 800e180:	080164d0 	.word	0x080164d0
 800e184:	000fffff 	.word	0x000fffff

0800e188 <__kernel_cosf>:
 800e188:	ee10 3a10 	vmov	r3, s0
 800e18c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e190:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e194:	eef0 6a40 	vmov.f32	s13, s0
 800e198:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e19c:	d204      	bcs.n	800e1a8 <__kernel_cosf+0x20>
 800e19e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e1a2:	ee17 2a90 	vmov	r2, s15
 800e1a6:	b342      	cbz	r2, 800e1fa <__kernel_cosf+0x72>
 800e1a8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e1ac:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e218 <__kernel_cosf+0x90>
 800e1b0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e21c <__kernel_cosf+0x94>
 800e1b4:	4a1a      	ldr	r2, [pc, #104]	@ (800e220 <__kernel_cosf+0x98>)
 800e1b6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e1ba:	4293      	cmp	r3, r2
 800e1bc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e224 <__kernel_cosf+0x9c>
 800e1c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e1c4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e228 <__kernel_cosf+0xa0>
 800e1c8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e1cc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e22c <__kernel_cosf+0xa4>
 800e1d0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e1d4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e230 <__kernel_cosf+0xa8>
 800e1d8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e1dc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e1e0:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e1e4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e1e8:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e1ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e1f0:	d804      	bhi.n	800e1fc <__kernel_cosf+0x74>
 800e1f2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e1f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e1fa:	4770      	bx	lr
 800e1fc:	4a0d      	ldr	r2, [pc, #52]	@ (800e234 <__kernel_cosf+0xac>)
 800e1fe:	4293      	cmp	r3, r2
 800e200:	bf9a      	itte	ls
 800e202:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e206:	ee07 3a10 	vmovls	s14, r3
 800e20a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e20e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e212:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e216:	e7ec      	b.n	800e1f2 <__kernel_cosf+0x6a>
 800e218:	ad47d74e 	.word	0xad47d74e
 800e21c:	310f74f6 	.word	0x310f74f6
 800e220:	3e999999 	.word	0x3e999999
 800e224:	b493f27c 	.word	0xb493f27c
 800e228:	37d00d01 	.word	0x37d00d01
 800e22c:	bab60b61 	.word	0xbab60b61
 800e230:	3d2aaaab 	.word	0x3d2aaaab
 800e234:	3f480000 	.word	0x3f480000

0800e238 <__kernel_sinf>:
 800e238:	ee10 3a10 	vmov	r3, s0
 800e23c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e240:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e244:	d204      	bcs.n	800e250 <__kernel_sinf+0x18>
 800e246:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e24a:	ee17 3a90 	vmov	r3, s15
 800e24e:	b35b      	cbz	r3, 800e2a8 <__kernel_sinf+0x70>
 800e250:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e254:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e2ac <__kernel_sinf+0x74>
 800e258:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e2b0 <__kernel_sinf+0x78>
 800e25c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e260:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e2b4 <__kernel_sinf+0x7c>
 800e264:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e268:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e2b8 <__kernel_sinf+0x80>
 800e26c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e270:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e2bc <__kernel_sinf+0x84>
 800e274:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e278:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e27c:	b930      	cbnz	r0, 800e28c <__kernel_sinf+0x54>
 800e27e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e2c0 <__kernel_sinf+0x88>
 800e282:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e286:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e28a:	4770      	bx	lr
 800e28c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e290:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e294:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e298:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e29c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e2c4 <__kernel_sinf+0x8c>
 800e2a0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e2a4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e2a8:	4770      	bx	lr
 800e2aa:	bf00      	nop
 800e2ac:	2f2ec9d3 	.word	0x2f2ec9d3
 800e2b0:	b2d72f34 	.word	0xb2d72f34
 800e2b4:	3638ef1b 	.word	0x3638ef1b
 800e2b8:	b9500d01 	.word	0xb9500d01
 800e2bc:	3c088889 	.word	0x3c088889
 800e2c0:	be2aaaab 	.word	0xbe2aaaab
 800e2c4:	3e2aaaab 	.word	0x3e2aaaab

0800e2c8 <__ieee754_rem_pio2f>:
 800e2c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2ca:	ee10 6a10 	vmov	r6, s0
 800e2ce:	4b88      	ldr	r3, [pc, #544]	@ (800e4f0 <__ieee754_rem_pio2f+0x228>)
 800e2d0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800e2d4:	429d      	cmp	r5, r3
 800e2d6:	b087      	sub	sp, #28
 800e2d8:	4604      	mov	r4, r0
 800e2da:	d805      	bhi.n	800e2e8 <__ieee754_rem_pio2f+0x20>
 800e2dc:	2300      	movs	r3, #0
 800e2de:	ed80 0a00 	vstr	s0, [r0]
 800e2e2:	6043      	str	r3, [r0, #4]
 800e2e4:	2000      	movs	r0, #0
 800e2e6:	e022      	b.n	800e32e <__ieee754_rem_pio2f+0x66>
 800e2e8:	4b82      	ldr	r3, [pc, #520]	@ (800e4f4 <__ieee754_rem_pio2f+0x22c>)
 800e2ea:	429d      	cmp	r5, r3
 800e2ec:	d83a      	bhi.n	800e364 <__ieee754_rem_pio2f+0x9c>
 800e2ee:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e2f2:	2e00      	cmp	r6, #0
 800e2f4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800e4f8 <__ieee754_rem_pio2f+0x230>
 800e2f8:	4a80      	ldr	r2, [pc, #512]	@ (800e4fc <__ieee754_rem_pio2f+0x234>)
 800e2fa:	f023 030f 	bic.w	r3, r3, #15
 800e2fe:	dd18      	ble.n	800e332 <__ieee754_rem_pio2f+0x6a>
 800e300:	4293      	cmp	r3, r2
 800e302:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e306:	bf09      	itett	eq
 800e308:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800e500 <__ieee754_rem_pio2f+0x238>
 800e30c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800e504 <__ieee754_rem_pio2f+0x23c>
 800e310:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800e508 <__ieee754_rem_pio2f+0x240>
 800e314:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e318:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800e31c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e320:	ed80 7a00 	vstr	s14, [r0]
 800e324:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e328:	edc0 7a01 	vstr	s15, [r0, #4]
 800e32c:	2001      	movs	r0, #1
 800e32e:	b007      	add	sp, #28
 800e330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e332:	4293      	cmp	r3, r2
 800e334:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e338:	bf09      	itett	eq
 800e33a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800e500 <__ieee754_rem_pio2f+0x238>
 800e33e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800e504 <__ieee754_rem_pio2f+0x23c>
 800e342:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800e508 <__ieee754_rem_pio2f+0x240>
 800e346:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e34a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e34e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e352:	ed80 7a00 	vstr	s14, [r0]
 800e356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e35a:	edc0 7a01 	vstr	s15, [r0, #4]
 800e35e:	f04f 30ff 	mov.w	r0, #4294967295
 800e362:	e7e4      	b.n	800e32e <__ieee754_rem_pio2f+0x66>
 800e364:	4b69      	ldr	r3, [pc, #420]	@ (800e50c <__ieee754_rem_pio2f+0x244>)
 800e366:	429d      	cmp	r5, r3
 800e368:	d873      	bhi.n	800e452 <__ieee754_rem_pio2f+0x18a>
 800e36a:	f000 f8dd 	bl	800e528 <fabsf>
 800e36e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800e510 <__ieee754_rem_pio2f+0x248>
 800e372:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e376:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e37a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e37e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e382:	ee17 0a90 	vmov	r0, s15
 800e386:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e4f8 <__ieee754_rem_pio2f+0x230>
 800e38a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e38e:	281f      	cmp	r0, #31
 800e390:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e504 <__ieee754_rem_pio2f+0x23c>
 800e394:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e398:	eeb1 6a47 	vneg.f32	s12, s14
 800e39c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e3a0:	ee16 1a90 	vmov	r1, s13
 800e3a4:	dc09      	bgt.n	800e3ba <__ieee754_rem_pio2f+0xf2>
 800e3a6:	4a5b      	ldr	r2, [pc, #364]	@ (800e514 <__ieee754_rem_pio2f+0x24c>)
 800e3a8:	1e47      	subs	r7, r0, #1
 800e3aa:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e3ae:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800e3b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e3b6:	4293      	cmp	r3, r2
 800e3b8:	d107      	bne.n	800e3ca <__ieee754_rem_pio2f+0x102>
 800e3ba:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800e3be:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800e3c2:	2a08      	cmp	r2, #8
 800e3c4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800e3c8:	dc14      	bgt.n	800e3f4 <__ieee754_rem_pio2f+0x12c>
 800e3ca:	6021      	str	r1, [r4, #0]
 800e3cc:	ed94 7a00 	vldr	s14, [r4]
 800e3d0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e3d4:	2e00      	cmp	r6, #0
 800e3d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e3da:	ed84 0a01 	vstr	s0, [r4, #4]
 800e3de:	daa6      	bge.n	800e32e <__ieee754_rem_pio2f+0x66>
 800e3e0:	eeb1 7a47 	vneg.f32	s14, s14
 800e3e4:	eeb1 0a40 	vneg.f32	s0, s0
 800e3e8:	ed84 7a00 	vstr	s14, [r4]
 800e3ec:	ed84 0a01 	vstr	s0, [r4, #4]
 800e3f0:	4240      	negs	r0, r0
 800e3f2:	e79c      	b.n	800e32e <__ieee754_rem_pio2f+0x66>
 800e3f4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800e500 <__ieee754_rem_pio2f+0x238>
 800e3f8:	eef0 6a40 	vmov.f32	s13, s0
 800e3fc:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e400:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e404:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e408:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e508 <__ieee754_rem_pio2f+0x240>
 800e40c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e410:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e414:	ee15 2a90 	vmov	r2, s11
 800e418:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e41c:	1a5b      	subs	r3, r3, r1
 800e41e:	2b19      	cmp	r3, #25
 800e420:	dc04      	bgt.n	800e42c <__ieee754_rem_pio2f+0x164>
 800e422:	edc4 5a00 	vstr	s11, [r4]
 800e426:	eeb0 0a66 	vmov.f32	s0, s13
 800e42a:	e7cf      	b.n	800e3cc <__ieee754_rem_pio2f+0x104>
 800e42c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800e518 <__ieee754_rem_pio2f+0x250>
 800e430:	eeb0 0a66 	vmov.f32	s0, s13
 800e434:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e438:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e43c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800e51c <__ieee754_rem_pio2f+0x254>
 800e440:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e444:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e448:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e44c:	ed84 7a00 	vstr	s14, [r4]
 800e450:	e7bc      	b.n	800e3cc <__ieee754_rem_pio2f+0x104>
 800e452:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800e456:	d306      	bcc.n	800e466 <__ieee754_rem_pio2f+0x19e>
 800e458:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e45c:	edc0 7a01 	vstr	s15, [r0, #4]
 800e460:	edc0 7a00 	vstr	s15, [r0]
 800e464:	e73e      	b.n	800e2e4 <__ieee754_rem_pio2f+0x1c>
 800e466:	15ea      	asrs	r2, r5, #23
 800e468:	3a86      	subs	r2, #134	@ 0x86
 800e46a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e46e:	ee07 3a90 	vmov	s15, r3
 800e472:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e476:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800e520 <__ieee754_rem_pio2f+0x258>
 800e47a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e47e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e482:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e486:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e48a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e48e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e492:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e496:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e49a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e49e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e4a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4a6:	edcd 7a05 	vstr	s15, [sp, #20]
 800e4aa:	d11e      	bne.n	800e4ea <__ieee754_rem_pio2f+0x222>
 800e4ac:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e4b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4b4:	bf0c      	ite	eq
 800e4b6:	2301      	moveq	r3, #1
 800e4b8:	2302      	movne	r3, #2
 800e4ba:	491a      	ldr	r1, [pc, #104]	@ (800e524 <__ieee754_rem_pio2f+0x25c>)
 800e4bc:	9101      	str	r1, [sp, #4]
 800e4be:	2102      	movs	r1, #2
 800e4c0:	9100      	str	r1, [sp, #0]
 800e4c2:	a803      	add	r0, sp, #12
 800e4c4:	4621      	mov	r1, r4
 800e4c6:	f000 f837 	bl	800e538 <__kernel_rem_pio2f>
 800e4ca:	2e00      	cmp	r6, #0
 800e4cc:	f6bf af2f 	bge.w	800e32e <__ieee754_rem_pio2f+0x66>
 800e4d0:	edd4 7a00 	vldr	s15, [r4]
 800e4d4:	eef1 7a67 	vneg.f32	s15, s15
 800e4d8:	edc4 7a00 	vstr	s15, [r4]
 800e4dc:	edd4 7a01 	vldr	s15, [r4, #4]
 800e4e0:	eef1 7a67 	vneg.f32	s15, s15
 800e4e4:	edc4 7a01 	vstr	s15, [r4, #4]
 800e4e8:	e782      	b.n	800e3f0 <__ieee754_rem_pio2f+0x128>
 800e4ea:	2303      	movs	r3, #3
 800e4ec:	e7e5      	b.n	800e4ba <__ieee754_rem_pio2f+0x1f2>
 800e4ee:	bf00      	nop
 800e4f0:	3f490fd8 	.word	0x3f490fd8
 800e4f4:	4016cbe3 	.word	0x4016cbe3
 800e4f8:	3fc90f80 	.word	0x3fc90f80
 800e4fc:	3fc90fd0 	.word	0x3fc90fd0
 800e500:	37354400 	.word	0x37354400
 800e504:	37354443 	.word	0x37354443
 800e508:	2e85a308 	.word	0x2e85a308
 800e50c:	43490f80 	.word	0x43490f80
 800e510:	3f22f984 	.word	0x3f22f984
 800e514:	080164e0 	.word	0x080164e0
 800e518:	2e85a300 	.word	0x2e85a300
 800e51c:	248d3132 	.word	0x248d3132
 800e520:	43800000 	.word	0x43800000
 800e524:	08016560 	.word	0x08016560

0800e528 <fabsf>:
 800e528:	ee10 3a10 	vmov	r3, s0
 800e52c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e530:	ee00 3a10 	vmov	s0, r3
 800e534:	4770      	bx	lr
	...

0800e538 <__kernel_rem_pio2f>:
 800e538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e53c:	ed2d 8b04 	vpush	{d8-d9}
 800e540:	b0d9      	sub	sp, #356	@ 0x164
 800e542:	4690      	mov	r8, r2
 800e544:	9001      	str	r0, [sp, #4]
 800e546:	4ab9      	ldr	r2, [pc, #740]	@ (800e82c <__kernel_rem_pio2f+0x2f4>)
 800e548:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800e54a:	f118 0f04 	cmn.w	r8, #4
 800e54e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800e552:	460f      	mov	r7, r1
 800e554:	f103 3bff 	add.w	fp, r3, #4294967295
 800e558:	db27      	blt.n	800e5aa <__kernel_rem_pio2f+0x72>
 800e55a:	f1b8 0203 	subs.w	r2, r8, #3
 800e55e:	bf48      	it	mi
 800e560:	f108 0204 	addmi.w	r2, r8, #4
 800e564:	10d2      	asrs	r2, r2, #3
 800e566:	1c55      	adds	r5, r2, #1
 800e568:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e56a:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800e83c <__kernel_rem_pio2f+0x304>
 800e56e:	00e8      	lsls	r0, r5, #3
 800e570:	eba2 060b 	sub.w	r6, r2, fp
 800e574:	9002      	str	r0, [sp, #8]
 800e576:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800e57a:	eb0a 0c0b 	add.w	ip, sl, fp
 800e57e:	ac1c      	add	r4, sp, #112	@ 0x70
 800e580:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800e584:	2000      	movs	r0, #0
 800e586:	4560      	cmp	r0, ip
 800e588:	dd11      	ble.n	800e5ae <__kernel_rem_pio2f+0x76>
 800e58a:	a91c      	add	r1, sp, #112	@ 0x70
 800e58c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800e590:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800e594:	f04f 0c00 	mov.w	ip, #0
 800e598:	45d4      	cmp	ip, sl
 800e59a:	dc27      	bgt.n	800e5ec <__kernel_rem_pio2f+0xb4>
 800e59c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e5a0:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800e83c <__kernel_rem_pio2f+0x304>
 800e5a4:	4606      	mov	r6, r0
 800e5a6:	2400      	movs	r4, #0
 800e5a8:	e016      	b.n	800e5d8 <__kernel_rem_pio2f+0xa0>
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	e7db      	b.n	800e566 <__kernel_rem_pio2f+0x2e>
 800e5ae:	42c6      	cmn	r6, r0
 800e5b0:	bf5d      	ittte	pl
 800e5b2:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800e5b6:	ee07 1a90 	vmovpl	s15, r1
 800e5ba:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e5be:	eef0 7a47 	vmovmi.f32	s15, s14
 800e5c2:	ece4 7a01 	vstmia	r4!, {s15}
 800e5c6:	3001      	adds	r0, #1
 800e5c8:	e7dd      	b.n	800e586 <__kernel_rem_pio2f+0x4e>
 800e5ca:	ecfe 6a01 	vldmia	lr!, {s13}
 800e5ce:	ed96 7a00 	vldr	s14, [r6]
 800e5d2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e5d6:	3401      	adds	r4, #1
 800e5d8:	455c      	cmp	r4, fp
 800e5da:	f1a6 0604 	sub.w	r6, r6, #4
 800e5de:	ddf4      	ble.n	800e5ca <__kernel_rem_pio2f+0x92>
 800e5e0:	ece9 7a01 	vstmia	r9!, {s15}
 800e5e4:	f10c 0c01 	add.w	ip, ip, #1
 800e5e8:	3004      	adds	r0, #4
 800e5ea:	e7d5      	b.n	800e598 <__kernel_rem_pio2f+0x60>
 800e5ec:	a908      	add	r1, sp, #32
 800e5ee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e5f2:	9104      	str	r1, [sp, #16]
 800e5f4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e5f6:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800e838 <__kernel_rem_pio2f+0x300>
 800e5fa:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800e834 <__kernel_rem_pio2f+0x2fc>
 800e5fe:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800e602:	9203      	str	r2, [sp, #12]
 800e604:	4654      	mov	r4, sl
 800e606:	00a2      	lsls	r2, r4, #2
 800e608:	9205      	str	r2, [sp, #20]
 800e60a:	aa58      	add	r2, sp, #352	@ 0x160
 800e60c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800e610:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800e614:	a944      	add	r1, sp, #272	@ 0x110
 800e616:	aa08      	add	r2, sp, #32
 800e618:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800e61c:	4694      	mov	ip, r2
 800e61e:	4626      	mov	r6, r4
 800e620:	2e00      	cmp	r6, #0
 800e622:	f1a0 0004 	sub.w	r0, r0, #4
 800e626:	dc4c      	bgt.n	800e6c2 <__kernel_rem_pio2f+0x18a>
 800e628:	4628      	mov	r0, r5
 800e62a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e62e:	f000 f9f5 	bl	800ea1c <scalbnf>
 800e632:	eeb0 8a40 	vmov.f32	s16, s0
 800e636:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800e63a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e63e:	f000 fa53 	bl	800eae8 <floorf>
 800e642:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800e646:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e64a:	2d00      	cmp	r5, #0
 800e64c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e650:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e654:	ee17 9a90 	vmov	r9, s15
 800e658:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e65c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e660:	dd41      	ble.n	800e6e6 <__kernel_rem_pio2f+0x1ae>
 800e662:	f104 3cff 	add.w	ip, r4, #4294967295
 800e666:	a908      	add	r1, sp, #32
 800e668:	f1c5 0e08 	rsb	lr, r5, #8
 800e66c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800e670:	fa46 f00e 	asr.w	r0, r6, lr
 800e674:	4481      	add	r9, r0
 800e676:	fa00 f00e 	lsl.w	r0, r0, lr
 800e67a:	1a36      	subs	r6, r6, r0
 800e67c:	f1c5 0007 	rsb	r0, r5, #7
 800e680:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800e684:	4106      	asrs	r6, r0
 800e686:	2e00      	cmp	r6, #0
 800e688:	dd3c      	ble.n	800e704 <__kernel_rem_pio2f+0x1cc>
 800e68a:	f04f 0e00 	mov.w	lr, #0
 800e68e:	f109 0901 	add.w	r9, r9, #1
 800e692:	4670      	mov	r0, lr
 800e694:	4574      	cmp	r4, lr
 800e696:	dc68      	bgt.n	800e76a <__kernel_rem_pio2f+0x232>
 800e698:	2d00      	cmp	r5, #0
 800e69a:	dd03      	ble.n	800e6a4 <__kernel_rem_pio2f+0x16c>
 800e69c:	2d01      	cmp	r5, #1
 800e69e:	d074      	beq.n	800e78a <__kernel_rem_pio2f+0x252>
 800e6a0:	2d02      	cmp	r5, #2
 800e6a2:	d07d      	beq.n	800e7a0 <__kernel_rem_pio2f+0x268>
 800e6a4:	2e02      	cmp	r6, #2
 800e6a6:	d12d      	bne.n	800e704 <__kernel_rem_pio2f+0x1cc>
 800e6a8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e6ac:	ee30 8a48 	vsub.f32	s16, s0, s16
 800e6b0:	b340      	cbz	r0, 800e704 <__kernel_rem_pio2f+0x1cc>
 800e6b2:	4628      	mov	r0, r5
 800e6b4:	9306      	str	r3, [sp, #24]
 800e6b6:	f000 f9b1 	bl	800ea1c <scalbnf>
 800e6ba:	9b06      	ldr	r3, [sp, #24]
 800e6bc:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e6c0:	e020      	b.n	800e704 <__kernel_rem_pio2f+0x1cc>
 800e6c2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800e6c6:	3e01      	subs	r6, #1
 800e6c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e6cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e6d0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800e6d4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e6d8:	ecac 0a01 	vstmia	ip!, {s0}
 800e6dc:	ed90 0a00 	vldr	s0, [r0]
 800e6e0:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e6e4:	e79c      	b.n	800e620 <__kernel_rem_pio2f+0xe8>
 800e6e6:	d105      	bne.n	800e6f4 <__kernel_rem_pio2f+0x1bc>
 800e6e8:	1e60      	subs	r0, r4, #1
 800e6ea:	a908      	add	r1, sp, #32
 800e6ec:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800e6f0:	11f6      	asrs	r6, r6, #7
 800e6f2:	e7c8      	b.n	800e686 <__kernel_rem_pio2f+0x14e>
 800e6f4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e6f8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800e6fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e700:	da31      	bge.n	800e766 <__kernel_rem_pio2f+0x22e>
 800e702:	2600      	movs	r6, #0
 800e704:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e70c:	f040 8098 	bne.w	800e840 <__kernel_rem_pio2f+0x308>
 800e710:	1e60      	subs	r0, r4, #1
 800e712:	2200      	movs	r2, #0
 800e714:	4550      	cmp	r0, sl
 800e716:	da4b      	bge.n	800e7b0 <__kernel_rem_pio2f+0x278>
 800e718:	2a00      	cmp	r2, #0
 800e71a:	d065      	beq.n	800e7e8 <__kernel_rem_pio2f+0x2b0>
 800e71c:	3c01      	subs	r4, #1
 800e71e:	ab08      	add	r3, sp, #32
 800e720:	3d08      	subs	r5, #8
 800e722:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d0f8      	beq.n	800e71c <__kernel_rem_pio2f+0x1e4>
 800e72a:	4628      	mov	r0, r5
 800e72c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e730:	f000 f974 	bl	800ea1c <scalbnf>
 800e734:	1c63      	adds	r3, r4, #1
 800e736:	aa44      	add	r2, sp, #272	@ 0x110
 800e738:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800e838 <__kernel_rem_pio2f+0x300>
 800e73c:	0099      	lsls	r1, r3, #2
 800e73e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e742:	4623      	mov	r3, r4
 800e744:	2b00      	cmp	r3, #0
 800e746:	f280 80a9 	bge.w	800e89c <__kernel_rem_pio2f+0x364>
 800e74a:	4623      	mov	r3, r4
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	f2c0 80c7 	blt.w	800e8e0 <__kernel_rem_pio2f+0x3a8>
 800e752:	aa44      	add	r2, sp, #272	@ 0x110
 800e754:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800e758:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800e830 <__kernel_rem_pio2f+0x2f8>
 800e75c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800e83c <__kernel_rem_pio2f+0x304>
 800e760:	2000      	movs	r0, #0
 800e762:	1ae2      	subs	r2, r4, r3
 800e764:	e0b1      	b.n	800e8ca <__kernel_rem_pio2f+0x392>
 800e766:	2602      	movs	r6, #2
 800e768:	e78f      	b.n	800e68a <__kernel_rem_pio2f+0x152>
 800e76a:	f852 1b04 	ldr.w	r1, [r2], #4
 800e76e:	b948      	cbnz	r0, 800e784 <__kernel_rem_pio2f+0x24c>
 800e770:	b121      	cbz	r1, 800e77c <__kernel_rem_pio2f+0x244>
 800e772:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800e776:	f842 1c04 	str.w	r1, [r2, #-4]
 800e77a:	2101      	movs	r1, #1
 800e77c:	f10e 0e01 	add.w	lr, lr, #1
 800e780:	4608      	mov	r0, r1
 800e782:	e787      	b.n	800e694 <__kernel_rem_pio2f+0x15c>
 800e784:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800e788:	e7f5      	b.n	800e776 <__kernel_rem_pio2f+0x23e>
 800e78a:	f104 3cff 	add.w	ip, r4, #4294967295
 800e78e:	aa08      	add	r2, sp, #32
 800e790:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e794:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e798:	a908      	add	r1, sp, #32
 800e79a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800e79e:	e781      	b.n	800e6a4 <__kernel_rem_pio2f+0x16c>
 800e7a0:	f104 3cff 	add.w	ip, r4, #4294967295
 800e7a4:	aa08      	add	r2, sp, #32
 800e7a6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e7aa:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e7ae:	e7f3      	b.n	800e798 <__kernel_rem_pio2f+0x260>
 800e7b0:	a908      	add	r1, sp, #32
 800e7b2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e7b6:	3801      	subs	r0, #1
 800e7b8:	430a      	orrs	r2, r1
 800e7ba:	e7ab      	b.n	800e714 <__kernel_rem_pio2f+0x1dc>
 800e7bc:	3201      	adds	r2, #1
 800e7be:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800e7c2:	2e00      	cmp	r6, #0
 800e7c4:	d0fa      	beq.n	800e7bc <__kernel_rem_pio2f+0x284>
 800e7c6:	9905      	ldr	r1, [sp, #20]
 800e7c8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800e7cc:	eb0d 0001 	add.w	r0, sp, r1
 800e7d0:	18e6      	adds	r6, r4, r3
 800e7d2:	a91c      	add	r1, sp, #112	@ 0x70
 800e7d4:	f104 0c01 	add.w	ip, r4, #1
 800e7d8:	384c      	subs	r0, #76	@ 0x4c
 800e7da:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800e7de:	4422      	add	r2, r4
 800e7e0:	4562      	cmp	r2, ip
 800e7e2:	da04      	bge.n	800e7ee <__kernel_rem_pio2f+0x2b6>
 800e7e4:	4614      	mov	r4, r2
 800e7e6:	e70e      	b.n	800e606 <__kernel_rem_pio2f+0xce>
 800e7e8:	9804      	ldr	r0, [sp, #16]
 800e7ea:	2201      	movs	r2, #1
 800e7ec:	e7e7      	b.n	800e7be <__kernel_rem_pio2f+0x286>
 800e7ee:	9903      	ldr	r1, [sp, #12]
 800e7f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e7f4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800e7f8:	9105      	str	r1, [sp, #20]
 800e7fa:	ee07 1a90 	vmov	s15, r1
 800e7fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e802:	2400      	movs	r4, #0
 800e804:	ece6 7a01 	vstmia	r6!, {s15}
 800e808:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800e83c <__kernel_rem_pio2f+0x304>
 800e80c:	46b1      	mov	r9, r6
 800e80e:	455c      	cmp	r4, fp
 800e810:	dd04      	ble.n	800e81c <__kernel_rem_pio2f+0x2e4>
 800e812:	ece0 7a01 	vstmia	r0!, {s15}
 800e816:	f10c 0c01 	add.w	ip, ip, #1
 800e81a:	e7e1      	b.n	800e7e0 <__kernel_rem_pio2f+0x2a8>
 800e81c:	ecfe 6a01 	vldmia	lr!, {s13}
 800e820:	ed39 7a01 	vldmdb	r9!, {s14}
 800e824:	3401      	adds	r4, #1
 800e826:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e82a:	e7f0      	b.n	800e80e <__kernel_rem_pio2f+0x2d6>
 800e82c:	080168a4 	.word	0x080168a4
 800e830:	08016878 	.word	0x08016878
 800e834:	43800000 	.word	0x43800000
 800e838:	3b800000 	.word	0x3b800000
 800e83c:	00000000 	.word	0x00000000
 800e840:	9b02      	ldr	r3, [sp, #8]
 800e842:	eeb0 0a48 	vmov.f32	s0, s16
 800e846:	eba3 0008 	sub.w	r0, r3, r8
 800e84a:	f000 f8e7 	bl	800ea1c <scalbnf>
 800e84e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800e834 <__kernel_rem_pio2f+0x2fc>
 800e852:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e85a:	db19      	blt.n	800e890 <__kernel_rem_pio2f+0x358>
 800e85c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800e838 <__kernel_rem_pio2f+0x300>
 800e860:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e864:	aa08      	add	r2, sp, #32
 800e866:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e86a:	3508      	adds	r5, #8
 800e86c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e870:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e874:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e878:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e87c:	ee10 3a10 	vmov	r3, s0
 800e880:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e884:	ee17 3a90 	vmov	r3, s15
 800e888:	3401      	adds	r4, #1
 800e88a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e88e:	e74c      	b.n	800e72a <__kernel_rem_pio2f+0x1f2>
 800e890:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e894:	aa08      	add	r2, sp, #32
 800e896:	ee10 3a10 	vmov	r3, s0
 800e89a:	e7f6      	b.n	800e88a <__kernel_rem_pio2f+0x352>
 800e89c:	a808      	add	r0, sp, #32
 800e89e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800e8a2:	9001      	str	r0, [sp, #4]
 800e8a4:	ee07 0a90 	vmov	s15, r0
 800e8a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e8ac:	3b01      	subs	r3, #1
 800e8ae:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e8b2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e8b6:	ed62 7a01 	vstmdb	r2!, {s15}
 800e8ba:	e743      	b.n	800e744 <__kernel_rem_pio2f+0x20c>
 800e8bc:	ecfc 6a01 	vldmia	ip!, {s13}
 800e8c0:	ecb5 7a01 	vldmia	r5!, {s14}
 800e8c4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e8c8:	3001      	adds	r0, #1
 800e8ca:	4550      	cmp	r0, sl
 800e8cc:	dc01      	bgt.n	800e8d2 <__kernel_rem_pio2f+0x39a>
 800e8ce:	4282      	cmp	r2, r0
 800e8d0:	daf4      	bge.n	800e8bc <__kernel_rem_pio2f+0x384>
 800e8d2:	a858      	add	r0, sp, #352	@ 0x160
 800e8d4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800e8d8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800e8dc:	3b01      	subs	r3, #1
 800e8de:	e735      	b.n	800e74c <__kernel_rem_pio2f+0x214>
 800e8e0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e8e2:	2b02      	cmp	r3, #2
 800e8e4:	dc09      	bgt.n	800e8fa <__kernel_rem_pio2f+0x3c2>
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	dc2b      	bgt.n	800e942 <__kernel_rem_pio2f+0x40a>
 800e8ea:	d044      	beq.n	800e976 <__kernel_rem_pio2f+0x43e>
 800e8ec:	f009 0007 	and.w	r0, r9, #7
 800e8f0:	b059      	add	sp, #356	@ 0x164
 800e8f2:	ecbd 8b04 	vpop	{d8-d9}
 800e8f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8fa:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e8fc:	2b03      	cmp	r3, #3
 800e8fe:	d1f5      	bne.n	800e8ec <__kernel_rem_pio2f+0x3b4>
 800e900:	aa30      	add	r2, sp, #192	@ 0xc0
 800e902:	1f0b      	subs	r3, r1, #4
 800e904:	4413      	add	r3, r2
 800e906:	461a      	mov	r2, r3
 800e908:	4620      	mov	r0, r4
 800e90a:	2800      	cmp	r0, #0
 800e90c:	f1a2 0204 	sub.w	r2, r2, #4
 800e910:	dc52      	bgt.n	800e9b8 <__kernel_rem_pio2f+0x480>
 800e912:	4622      	mov	r2, r4
 800e914:	2a01      	cmp	r2, #1
 800e916:	f1a3 0304 	sub.w	r3, r3, #4
 800e91a:	dc5d      	bgt.n	800e9d8 <__kernel_rem_pio2f+0x4a0>
 800e91c:	ab30      	add	r3, sp, #192	@ 0xc0
 800e91e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800e83c <__kernel_rem_pio2f+0x304>
 800e922:	440b      	add	r3, r1
 800e924:	2c01      	cmp	r4, #1
 800e926:	dc67      	bgt.n	800e9f8 <__kernel_rem_pio2f+0x4c0>
 800e928:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800e92c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800e930:	2e00      	cmp	r6, #0
 800e932:	d167      	bne.n	800ea04 <__kernel_rem_pio2f+0x4cc>
 800e934:	edc7 6a00 	vstr	s13, [r7]
 800e938:	ed87 7a01 	vstr	s14, [r7, #4]
 800e93c:	edc7 7a02 	vstr	s15, [r7, #8]
 800e940:	e7d4      	b.n	800e8ec <__kernel_rem_pio2f+0x3b4>
 800e942:	ab30      	add	r3, sp, #192	@ 0xc0
 800e944:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800e83c <__kernel_rem_pio2f+0x304>
 800e948:	440b      	add	r3, r1
 800e94a:	4622      	mov	r2, r4
 800e94c:	2a00      	cmp	r2, #0
 800e94e:	da24      	bge.n	800e99a <__kernel_rem_pio2f+0x462>
 800e950:	b34e      	cbz	r6, 800e9a6 <__kernel_rem_pio2f+0x46e>
 800e952:	eef1 7a47 	vneg.f32	s15, s14
 800e956:	edc7 7a00 	vstr	s15, [r7]
 800e95a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800e95e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e962:	aa31      	add	r2, sp, #196	@ 0xc4
 800e964:	2301      	movs	r3, #1
 800e966:	429c      	cmp	r4, r3
 800e968:	da20      	bge.n	800e9ac <__kernel_rem_pio2f+0x474>
 800e96a:	b10e      	cbz	r6, 800e970 <__kernel_rem_pio2f+0x438>
 800e96c:	eef1 7a67 	vneg.f32	s15, s15
 800e970:	edc7 7a01 	vstr	s15, [r7, #4]
 800e974:	e7ba      	b.n	800e8ec <__kernel_rem_pio2f+0x3b4>
 800e976:	ab30      	add	r3, sp, #192	@ 0xc0
 800e978:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800e83c <__kernel_rem_pio2f+0x304>
 800e97c:	440b      	add	r3, r1
 800e97e:	2c00      	cmp	r4, #0
 800e980:	da05      	bge.n	800e98e <__kernel_rem_pio2f+0x456>
 800e982:	b10e      	cbz	r6, 800e988 <__kernel_rem_pio2f+0x450>
 800e984:	eef1 7a67 	vneg.f32	s15, s15
 800e988:	edc7 7a00 	vstr	s15, [r7]
 800e98c:	e7ae      	b.n	800e8ec <__kernel_rem_pio2f+0x3b4>
 800e98e:	ed33 7a01 	vldmdb	r3!, {s14}
 800e992:	3c01      	subs	r4, #1
 800e994:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e998:	e7f1      	b.n	800e97e <__kernel_rem_pio2f+0x446>
 800e99a:	ed73 7a01 	vldmdb	r3!, {s15}
 800e99e:	3a01      	subs	r2, #1
 800e9a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e9a4:	e7d2      	b.n	800e94c <__kernel_rem_pio2f+0x414>
 800e9a6:	eef0 7a47 	vmov.f32	s15, s14
 800e9aa:	e7d4      	b.n	800e956 <__kernel_rem_pio2f+0x41e>
 800e9ac:	ecb2 7a01 	vldmia	r2!, {s14}
 800e9b0:	3301      	adds	r3, #1
 800e9b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e9b6:	e7d6      	b.n	800e966 <__kernel_rem_pio2f+0x42e>
 800e9b8:	edd2 7a00 	vldr	s15, [r2]
 800e9bc:	edd2 6a01 	vldr	s13, [r2, #4]
 800e9c0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e9c4:	3801      	subs	r0, #1
 800e9c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e9ca:	ed82 7a00 	vstr	s14, [r2]
 800e9ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9d2:	edc2 7a01 	vstr	s15, [r2, #4]
 800e9d6:	e798      	b.n	800e90a <__kernel_rem_pio2f+0x3d2>
 800e9d8:	edd3 7a00 	vldr	s15, [r3]
 800e9dc:	edd3 6a01 	vldr	s13, [r3, #4]
 800e9e0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e9e4:	3a01      	subs	r2, #1
 800e9e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e9ea:	ed83 7a00 	vstr	s14, [r3]
 800e9ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9f2:	edc3 7a01 	vstr	s15, [r3, #4]
 800e9f6:	e78d      	b.n	800e914 <__kernel_rem_pio2f+0x3dc>
 800e9f8:	ed33 7a01 	vldmdb	r3!, {s14}
 800e9fc:	3c01      	subs	r4, #1
 800e9fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ea02:	e78f      	b.n	800e924 <__kernel_rem_pio2f+0x3ec>
 800ea04:	eef1 6a66 	vneg.f32	s13, s13
 800ea08:	eeb1 7a47 	vneg.f32	s14, s14
 800ea0c:	edc7 6a00 	vstr	s13, [r7]
 800ea10:	ed87 7a01 	vstr	s14, [r7, #4]
 800ea14:	eef1 7a67 	vneg.f32	s15, s15
 800ea18:	e790      	b.n	800e93c <__kernel_rem_pio2f+0x404>
 800ea1a:	bf00      	nop

0800ea1c <scalbnf>:
 800ea1c:	ee10 3a10 	vmov	r3, s0
 800ea20:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ea24:	d02b      	beq.n	800ea7e <scalbnf+0x62>
 800ea26:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ea2a:	d302      	bcc.n	800ea32 <scalbnf+0x16>
 800ea2c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ea30:	4770      	bx	lr
 800ea32:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ea36:	d123      	bne.n	800ea80 <scalbnf+0x64>
 800ea38:	4b24      	ldr	r3, [pc, #144]	@ (800eacc <scalbnf+0xb0>)
 800ea3a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800ead0 <scalbnf+0xb4>
 800ea3e:	4298      	cmp	r0, r3
 800ea40:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ea44:	db17      	blt.n	800ea76 <scalbnf+0x5a>
 800ea46:	ee10 3a10 	vmov	r3, s0
 800ea4a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ea4e:	3a19      	subs	r2, #25
 800ea50:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800ea54:	4288      	cmp	r0, r1
 800ea56:	dd15      	ble.n	800ea84 <scalbnf+0x68>
 800ea58:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800ead4 <scalbnf+0xb8>
 800ea5c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800ead8 <scalbnf+0xbc>
 800ea60:	ee10 3a10 	vmov	r3, s0
 800ea64:	eeb0 7a67 	vmov.f32	s14, s15
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	bfb8      	it	lt
 800ea6c:	eef0 7a66 	vmovlt.f32	s15, s13
 800ea70:	ee27 0a87 	vmul.f32	s0, s15, s14
 800ea74:	4770      	bx	lr
 800ea76:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800eadc <scalbnf+0xc0>
 800ea7a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ea7e:	4770      	bx	lr
 800ea80:	0dd2      	lsrs	r2, r2, #23
 800ea82:	e7e5      	b.n	800ea50 <scalbnf+0x34>
 800ea84:	4410      	add	r0, r2
 800ea86:	28fe      	cmp	r0, #254	@ 0xfe
 800ea88:	dce6      	bgt.n	800ea58 <scalbnf+0x3c>
 800ea8a:	2800      	cmp	r0, #0
 800ea8c:	dd06      	ble.n	800ea9c <scalbnf+0x80>
 800ea8e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ea92:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ea96:	ee00 3a10 	vmov	s0, r3
 800ea9a:	4770      	bx	lr
 800ea9c:	f110 0f16 	cmn.w	r0, #22
 800eaa0:	da09      	bge.n	800eab6 <scalbnf+0x9a>
 800eaa2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800eadc <scalbnf+0xc0>
 800eaa6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800eae0 <scalbnf+0xc4>
 800eaaa:	ee10 3a10 	vmov	r3, s0
 800eaae:	eeb0 7a67 	vmov.f32	s14, s15
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	e7d9      	b.n	800ea6a <scalbnf+0x4e>
 800eab6:	3019      	adds	r0, #25
 800eab8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800eabc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800eac0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800eae4 <scalbnf+0xc8>
 800eac4:	ee07 3a90 	vmov	s15, r3
 800eac8:	e7d7      	b.n	800ea7a <scalbnf+0x5e>
 800eaca:	bf00      	nop
 800eacc:	ffff3cb0 	.word	0xffff3cb0
 800ead0:	4c000000 	.word	0x4c000000
 800ead4:	7149f2ca 	.word	0x7149f2ca
 800ead8:	f149f2ca 	.word	0xf149f2ca
 800eadc:	0da24260 	.word	0x0da24260
 800eae0:	8da24260 	.word	0x8da24260
 800eae4:	33000000 	.word	0x33000000

0800eae8 <floorf>:
 800eae8:	ee10 3a10 	vmov	r3, s0
 800eaec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800eaf0:	3a7f      	subs	r2, #127	@ 0x7f
 800eaf2:	2a16      	cmp	r2, #22
 800eaf4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800eaf8:	dc2b      	bgt.n	800eb52 <floorf+0x6a>
 800eafa:	2a00      	cmp	r2, #0
 800eafc:	da12      	bge.n	800eb24 <floorf+0x3c>
 800eafe:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800eb64 <floorf+0x7c>
 800eb02:	ee30 0a27 	vadd.f32	s0, s0, s15
 800eb06:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800eb0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb0e:	dd06      	ble.n	800eb1e <floorf+0x36>
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	da24      	bge.n	800eb5e <floorf+0x76>
 800eb14:	2900      	cmp	r1, #0
 800eb16:	4b14      	ldr	r3, [pc, #80]	@ (800eb68 <floorf+0x80>)
 800eb18:	bf08      	it	eq
 800eb1a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800eb1e:	ee00 3a10 	vmov	s0, r3
 800eb22:	4770      	bx	lr
 800eb24:	4911      	ldr	r1, [pc, #68]	@ (800eb6c <floorf+0x84>)
 800eb26:	4111      	asrs	r1, r2
 800eb28:	420b      	tst	r3, r1
 800eb2a:	d0fa      	beq.n	800eb22 <floorf+0x3a>
 800eb2c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800eb64 <floorf+0x7c>
 800eb30:	ee30 0a27 	vadd.f32	s0, s0, s15
 800eb34:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800eb38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb3c:	ddef      	ble.n	800eb1e <floorf+0x36>
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	bfbe      	ittt	lt
 800eb42:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800eb46:	fa40 f202 	asrlt.w	r2, r0, r2
 800eb4a:	189b      	addlt	r3, r3, r2
 800eb4c:	ea23 0301 	bic.w	r3, r3, r1
 800eb50:	e7e5      	b.n	800eb1e <floorf+0x36>
 800eb52:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800eb56:	d3e4      	bcc.n	800eb22 <floorf+0x3a>
 800eb58:	ee30 0a00 	vadd.f32	s0, s0, s0
 800eb5c:	4770      	bx	lr
 800eb5e:	2300      	movs	r3, #0
 800eb60:	e7dd      	b.n	800eb1e <floorf+0x36>
 800eb62:	bf00      	nop
 800eb64:	7149f2ca 	.word	0x7149f2ca
 800eb68:	bf800000 	.word	0xbf800000
 800eb6c:	007fffff 	.word	0x007fffff

0800eb70 <_init>:
 800eb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb72:	bf00      	nop
 800eb74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb76:	bc08      	pop	{r3}
 800eb78:	469e      	mov	lr, r3
 800eb7a:	4770      	bx	lr

0800eb7c <_fini>:
 800eb7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb7e:	bf00      	nop
 800eb80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb82:	bc08      	pop	{r3}
 800eb84:	469e      	mov	lr, r3
 800eb86:	4770      	bx	lr
