{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580165757885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580165757902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 17:55:57 2020 " "Processing started: Mon Jan 27 17:55:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580165757902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165757902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165757903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580165759700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580165759700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 3 3 " "Found 3 design units, including 3 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580165783392 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580165783392 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580165783392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580165783412 ""} { "Info" "ISGN_ENTITY_NAME" "2 count5 " "Found entity 2: count5" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580165783412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580165783433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580165783527 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..1\] part2.v(9) " "Output port \"LEDR\[8..1\]\" at part2.v(9) has no driver" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580165783531 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:U1 " "Elaborating entity \"proc\" for hierarchy \"proc:U1\"" {  } { { "part2.v" "U1" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165783560 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel proc.v(68) " "Verilog HDL Always Construct warning at proc.v(68): inferring latch(es) for variable \"Sel\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580165783567 "|part2|proc:U1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(153) " "Verilog HDL Case Statement warning at proc.v(153): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1580165783570 "|part2|proc:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires proc.v(153) " "Verilog HDL Always Construct warning at proc.v(153): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580165783571 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] proc.v(153) " "Inferred latch for \"BusWires\[0\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783574 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] proc.v(153) " "Inferred latch for \"BusWires\[1\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783574 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] proc.v(153) " "Inferred latch for \"BusWires\[2\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783574 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] proc.v(153) " "Inferred latch for \"BusWires\[3\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783575 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] proc.v(153) " "Inferred latch for \"BusWires\[4\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783575 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] proc.v(153) " "Inferred latch for \"BusWires\[5\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783575 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] proc.v(153) " "Inferred latch for \"BusWires\[6\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783576 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] proc.v(153) " "Inferred latch for \"BusWires\[7\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783576 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] proc.v(153) " "Inferred latch for \"BusWires\[8\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783576 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] proc.v(153) " "Inferred latch for \"BusWires\[9\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783576 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[10\] proc.v(153) " "Inferred latch for \"BusWires\[10\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783577 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[11\] proc.v(153) " "Inferred latch for \"BusWires\[11\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783577 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[12\] proc.v(153) " "Inferred latch for \"BusWires\[12\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783577 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[13\] proc.v(153) " "Inferred latch for \"BusWires\[13\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783577 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[14\] proc.v(153) " "Inferred latch for \"BusWires\[14\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783577 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[15\] proc.v(153) " "Inferred latch for \"BusWires\[15\]\" at proc.v(153)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783578 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel\[0\] proc.v(68) " "Inferred latch for \"Sel\[0\]\" at proc.v(68)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783578 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel\[1\] proc.v(68) " "Inferred latch for \"Sel\[1\]\" at proc.v(68)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783578 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel\[2\] proc.v(68) " "Inferred latch for \"Sel\[2\]\" at proc.v(68)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783579 "|part2|proc:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel\[3\] proc.v(68) " "Inferred latch for \"Sel\[3\]\" at proc.v(68)" {  } { { "proc.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165783579 "|part2|proc:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:U1\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:U1\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165783621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U1\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:U1\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/proc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165783642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:U2 " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:U2\"" {  } { { "part2.v" "U2" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165783731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:U2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:U2\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165783984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:U2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:U2\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165784019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:U2\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:U2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580165784020 ""}  } { { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580165784020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lbg1 " "Found entity 1: altsyncram_lbg1" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580165784190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165784190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lbg1 inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated " "Elaborating entity \"altsyncram_lbg1\" for hierarchy \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165784196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count5 count5:U3 " "Elaborating entity \"count5\" for hierarchy \"count5:U3\"" {  } { { "part2.v" "U3" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165784361 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[0\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[1\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[2\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[3\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[4\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[5\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[6\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[7\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[8\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[9\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[10\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[11\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[12\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165784597 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1580165784597 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1580165784597 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[13\] " "Synthesized away node \"inst_mem:U2\|altsyncram:altsyncram_component\|altsyncram_lbg1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/db/altsyncram_lbg1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/inst_mem.v" 81 0 0 } } { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165785208 "|part2|inst_mem:U2|altsyncram:altsyncram_component|altsyncram_lbg1:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1580165785208 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1580165785208 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580165785596 "|part2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580165785596 "|part2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580165785596 "|part2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580165785596 "|part2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580165785596 "|part2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580165785596 "|part2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580165785596 "|part2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580165785596 "|part2|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580165785596 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580165785800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580165786232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580165787454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580165787454 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165788692 "|part2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165788692 "|part2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165788692 "|part2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165788692 "|part2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165788692 "|part2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165788692 "|part2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165788692 "|part2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part2.v" "" { Text "E:/Projects/ECE243/Lab1/part2.Verilog/part2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580165788692 "|part2|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580165788692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580165788695 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580165788695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580165788695 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580165788695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580165788695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580165788763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 17:56:28 2020 " "Processing ended: Mon Jan 27 17:56:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580165788763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580165788763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580165788763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580165788763 ""}
