-- generated by newgenasym Tue Aug 31 12:10:49 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity bas70 is
    port (    
	A:         INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	AK:        INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	K:         INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0));
end bas70;
