{"vcs1":{"timestamp_begin":1683059307.856793556, "rt":0.51, "ut":0.27, "st":0.10}}
{"vcselab":{"timestamp_begin":1683059308.434303885, "rt":0.41, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683059308.902845295, "rt":0.24, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683059307.505674693}
{"VCS_COMP_START_TIME": 1683059307.505674693}
{"VCS_COMP_END_TIME": 1683059309.219957926}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340964}}
{"stitch_vcselab": {"peak_mem": 238968}}
