Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 13 23:02:35 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           21 |
| Yes          | No                    | No                     |              30 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |               Enable Signal               |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+
| ~design_1_i/clocker_0/inst/out_bclock                            |                                           |                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_100                               |                                           |                                                    |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_12288                             |                                           | design_1_i/clocker_0/inst/bclk_divider[4]_i_1_n_0  |                1 |              5 |
| ~design_1_i/clocker_0/inst/out_bclock                            |                                           | design_1_i/clocker_0/inst/lrclk_divider[4]_i_1_n_0 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_12288                             |                                           |                                                    |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk   |                                           |                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk |                                           |                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100                               |                                           | design_1_i/big_ben_0/inst/out_click_0              |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_100                               |                                           | design_1_i/square_sampler_0/inst/clear             |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_12288                             | design_1_i/driver_output_0/inst/out_pdata |                                                    |               10 |             30 |
|  design_1_i/big_ben_0/inst/out_click                             |                                           | design_1_i/sinus_sampler_0/inst/i[31]_i_1_n_0      |               10 |             39 |
+------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     3 |
| 6      |                     1 |
| 8      |                     2 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


