// Seed: 1297587713
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    output uwire id_4
);
  logic id_6, id_7;
endmodule
module module_0 #(
    parameter id_5 = 32'd53
) (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 module_1,
    output uwire id_3,
    input uwire id_4,
    output wand _id_5,
    output wire id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input supply1 id_10,
    output supply0 id_11,
    input uwire id_12,
    output tri1 id_13,
    input supply1 id_14,
    input wand id_15
);
  logic [1 : id_5] id_17 = (-1);
  module_0 modCall_1 (
      id_8,
      id_15,
      id_14,
      id_3,
      id_3
  );
endmodule
