

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Nov 29 10:24:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  94411|  94411|  94412|  94412|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |                        |             |    Latency    |    Interval   | Pipeline|
        |        Instance        |    Module   |  min  |  max  |  min  |  max  |   Type  |
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |grp_dut_svd_alt_fu_177  |dut_svd_alt  |  93031|  93031|  93031|  93031|   none  |
        +------------------------+-------------+-------+-------+-------+-------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  288|  288|        18|          -|          -|    16|    no    |
        | + Loop 1.1  |   16|   16|         1|          -|          -|    16|    no    |
        |- Loop 2     |  544|  544|        34|          -|          -|    16|    no    |
        | + Loop 2.1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 3     |  544|  544|        34|          -|          -|    16|    no    |
        | + Loop 3.1  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |       40|    224|   22632|  38725|
|Memory           |        7|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     97|
|Register         |        -|      -|      81|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       47|    224|   22713|  38901|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       16|    101|      21|     73|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-------+-------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+-------------+---------+-------+-------+-------+
    |grp_dut_svd_alt_fu_177  |dut_svd_alt  |       40|    224|  22632|  38725|
    +------------------------+-------------+---------+-------+-------+-------+
    |Total                   |             |       40|    224|  22632|  38725|
    +------------------------+-------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------+---------+---+----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+---+----+------+-----+------+-------------+
    |S_U    |dut_S    |        2|  0|   0|   256|   32|     1|         8192|
    |U_U    |dut_S    |        2|  0|   0|   256|   32|     1|         8192|
    |V_U    |dut_S    |        2|  0|   0|   256|   32|     1|         8192|
    |XXT_U  |dut_XXT  |        1|  0|   0|   256|   32|     1|         8192|
    +-------+---------+---------+---+----+------+-----+------+-------------+
    |Total  |         |        7|  0|   0|  1024|  128|     4|        32768|
    +-------+---------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_191_p2         |     +    |      0|  0|   5|           5|           1|
    |i_7_fu_241_p2         |     +    |      0|  0|   5|           5|           1|
    |i_8_fu_291_p2         |     +    |      0|  0|   5|           5|           1|
    |j_2_fu_215_p2         |     +    |      0|  0|   5|           5|           1|
    |j_3_fu_265_p2         |     +    |      0|  0|   5|           5|           1|
    |j_4_fu_315_p2         |     +    |      0|  0|   5|           5|           1|
    |tmp_114_fu_225_p2     |     +    |      0|  0|  10|          10|          10|
    |tmp_116_fu_275_p2     |     +    |      0|  0|  10|          10|          10|
    |tmp_118_fu_325_p2     |     +    |      0|  0|  10|          10|          10|
    |ap_sig_86             |    and   |      0|  0|   1|           1|           1|
    |exitcond10_fu_209_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond11_fu_185_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond7_fu_285_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond8_fu_259_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond9_fu_235_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_309_p2    |   icmp   |      0|  0|   3|           5|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  79|          91|          73|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |S_address0        |   8|          3|    8|         24|
    |S_ce0             |   1|          3|    1|          3|
    |S_ce1             |   1|          2|    1|          2|
    |U_address0        |   8|          3|    8|         24|
    |U_ce0             |   1|          3|    1|          3|
    |U_ce1             |   1|          2|    1|          2|
    |XXT_address0      |   8|          3|    8|         24|
    |XXT_ce0           |   1|          3|    1|          3|
    |ap_NS_fsm         |   4|         11|    1|         11|
    |i1_reg_133        |   5|          2|    5|         10|
    |i3_reg_155        |   5|          2|    5|         10|
    |i_reg_111         |   5|          2|    5|         10|
    |j2_reg_144        |   5|          2|    5|         10|
    |j4_reg_166        |   5|          2|    5|         10|
    |j_reg_122         |   5|          2|    5|         10|
    |strm_in_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_blk_n  |   1|          2|    1|          2|
    |strm_out_V_din    |  32|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             |  97|         52|   94|        256|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  10|   0|   10|          0|
    |ap_reg_grp_dut_svd_alt_fu_177_ap_start  |   1|   0|    1|          0|
    |i1_reg_133                              |   5|   0|    5|          0|
    |i3_reg_155                              |   5|   0|    5|          0|
    |i_6_reg_338                             |   5|   0|    5|          0|
    |i_7_reg_359                             |   5|   0|    5|          0|
    |i_8_reg_385                             |   5|   0|    5|          0|
    |i_reg_111                               |   5|   0|    5|          0|
    |j2_reg_144                              |   5|   0|    5|          0|
    |j4_reg_166                              |   5|   0|    5|          0|
    |j_3_reg_372                             |   5|   0|    5|          0|
    |j_4_reg_398                             |   5|   0|    5|          0|
    |j_reg_122                               |   5|   0|    5|          0|
    |tmp_139_cast_reg_343                    |   5|   0|   10|          5|
    |tmp_141_cast_reg_364                    |   5|   0|   10|          5|
    |tmp_144_cast_reg_390                    |   5|   0|   10|          5|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  81|   0|   96|         15|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

