Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 19 15:50:32 2021
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 57 register/latch pins with no clock driven by root clock pin: UART/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.531        0.000                      0                  170        0.113        0.000                      0                  170        3.750        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.531        0.000                      0                  170        0.113        0.000                      0                  170        3.750        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Empty_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.087ns (27.315%)  route 2.892ns (72.684%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 r  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 r  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.664     7.974    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.098 f  FIFO_B/Empty_i_2__1/O
                         net (fo=3, routed)           0.599     8.697    FIFO_B/Empty_i_2__1_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  FIFO_B/Empty_i_1__1/O
                         net (fo=1, routed)           0.485     9.306    FIFO_B/Empty_i_1__1_n_0
    SLICE_X0Y57          FDSE                                         r  FIFO_B/Empty_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y57          FDSE                                         r  FIFO_B/Empty_reg/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.429    14.837    FIFO_B/Empty_reg
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.991ns (27.782%)  route 2.576ns (72.218%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 f  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.656     7.966    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.152     8.118 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.776     8.894    FIFO_B/Memory_reg_0_3_0_5/WE
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    14.530    FIFO_B/Memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.991ns (27.782%)  route 2.576ns (72.218%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 f  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.656     7.966    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.152     8.118 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.776     8.894    FIFO_B/Memory_reg_0_3_0_5/WE
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    14.530    FIFO_B/Memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.991ns (27.782%)  route 2.576ns (72.218%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 f  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.656     7.966    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.152     8.118 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.776     8.894    FIFO_B/Memory_reg_0_3_0_5/WE
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    14.530    FIFO_B/Memory_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.991ns (27.782%)  route 2.576ns (72.218%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 f  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.656     7.966    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.152     8.118 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.776     8.894    FIFO_B/Memory_reg_0_3_0_5/WE
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    14.530    FIFO_B/Memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.991ns (27.782%)  route 2.576ns (72.218%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 f  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.656     7.966    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.152     8.118 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.776     8.894    FIFO_B/Memory_reg_0_3_0_5/WE
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    14.530    FIFO_B/Memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.991ns (27.782%)  route 2.576ns (72.218%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 f  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.656     7.966    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.152     8.118 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.776     8.894    FIFO_B/Memory_reg_0_3_0_5/WE
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    14.530    FIFO_B/Memory_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.991ns (27.782%)  route 2.576ns (72.218%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 f  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.656     7.966    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.152     8.118 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.776     8.894    FIFO_B/Memory_reg_0_3_0_5/WE
    SLICE_X2Y58          RAMS32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMS32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    14.530    FIFO_B/Memory_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 FIFO_B/Looped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.991ns (27.782%)  route 2.576ns (72.218%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Looped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  FIFO_B/Looped_reg/Q
                         net (fo=5, routed)           0.865     6.611    FIFO_B/Looped_reg_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.907 f  FIFO_B/Head[1]_i_3__1/O
                         net (fo=1, routed)           0.279     7.186    FIFO_B/Head[1]_i_3__1_n_0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  FIFO_B/Head[1]_i_2__1/O
                         net (fo=4, routed)           0.656     7.966    FIFO_B/Head[1]_i_2__1_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.152     8.118 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.776     8.894    FIFO_B/Memory_reg_0_3_0_5/WE
    SLICE_X2Y58          RAMS32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMS32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    14.530    FIFO_B/Memory_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Empty_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.560%)  route 2.773ns (74.440%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  FIFO_A/Head_reg[0]/Q
                         net (fo=26, routed)          0.875     6.656    FIFO_A/Head[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.780 f  FIFO_A/Head[1]_i_3__0/O
                         net (fo=1, routed)           0.403     7.183    FIFO_A/Head[1]_i_3__0_n_0
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.124     7.307 r  FIFO_A/Head[1]_i_2__0/O
                         net (fo=4, routed)           0.591     7.899    FIFO_A/Head[1]_i_2__0_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.023 f  FIFO_A/Empty_i_2__0/O
                         net (fo=3, routed)           0.564     8.586    FIFO_A/Empty_i_2__0_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.710 r  FIFO_A/Empty_i_1__0/O
                         net (fo=1, routed)           0.340     9.050    FIFO_A/Empty_i_1__0_n_0
    SLICE_X3Y58          FDSE                                         r  FIFO_A/Empty_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X3Y58          FDSE                                         r  FIFO_A/Empty_reg/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y58          FDSE (Setup_fdse_C_S)       -0.429    14.821    FIFO_A/Empty_reg
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[1]/Q
                         net (fo=25, routed)          0.297     1.960    FIFO_B/Memory_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    FIFO_B/Memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[1]/Q
                         net (fo=25, routed)          0.297     1.960    FIFO_B/Memory_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    FIFO_B/Memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[1]/Q
                         net (fo=25, routed)          0.297     1.960    FIFO_B/Memory_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    FIFO_B/Memory_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[1]/Q
                         net (fo=25, routed)          0.297     1.960    FIFO_B/Memory_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    FIFO_B/Memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[1]/Q
                         net (fo=25, routed)          0.297     1.960    FIFO_B/Memory_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    FIFO_B/Memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[1]/Q
                         net (fo=25, routed)          0.297     1.960    FIFO_B/Memory_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    FIFO_B/Memory_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[1]/Q
                         net (fo=25, routed)          0.297     1.960    FIFO_B/Memory_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMS32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMS32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.847    FIFO_B/Memory_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[1]/Q
                         net (fo=25, routed)          0.297     1.960    FIFO_B/Memory_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMS32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMS32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.847    FIFO_B/Memory_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.658%)  route 0.304ns (68.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  FIFO_B/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[0]/Q
                         net (fo=26, routed)          0.304     1.968    FIFO_B/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    FIFO_B/Memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.658%)  route 0.304ns (68.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  FIFO_B/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_B/Head_reg[0]/Q
                         net (fo=26, routed)          0.304     1.968    FIFO_B/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    FIFO_B/Memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y58     C7S/CNT/Q_buf_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y55     C7S/CNT/Q_buf_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y55     C7S/CNT/Q_buf_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y55     C7S/CNT/Q_buf_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y56     C7S/CNT/Q_buf_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y56     C7S/CNT/Q_buf_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y56     C7S/CNT/Q_buf_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y56     C7S/CNT/Q_buf_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y57     C7S/CNT/Q_buf_reg[8]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y58     FIFO_A/Memory_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y58     FIFO_A/Memory_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y58     FIFO_A/Memory_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     FIFO_B/Memory_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     FIFO_B/Memory_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59     FIFO_A/Memory_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y58     FIFO_A/Memory_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y58     FIFO_A/Memory_reg_0_3_6_7/RAMA/CLK



