{
    "code": "```verilog\nmodule TopModule (\n    input wire d,\n    input wire ena,\n    output reg q\n);\n    always @ (d or ena) begin\n        if (ena) begin\n            q <= d;\n        end\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}