$date
	Sat Oct 22 19:47:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#923534
b1100 &
b1100 %
1$
b1100 !
1"
#923535
0"
#923538
b110 &
b110 %
#923542
b11 &
b11 %
#923546
b1010 &
b1010 %
#923550
b101 &
b101 %
#923554
b10000 &
b10000 %
#923558
b1000 &
b1000 %
#923562
b100 &
b100 %
#923566
b10 &
b10 %
#923570
b1 &
b1 %
1#
#923574
b0 &
0#
b0 %
0$
#1968485
b10 !
1"
#1968486
b10 &
b10 %
1$
#1968487
0"
#1968490
b1 &
b1 %
1#
#1968494
b0 &
0#
b0 %
0$
#2931759
b10110 !
1"
#2931762
b10110 &
b10110 %
1$
#2931763
0"
#2931766
b1011 &
b1011 %
#2931770
b100010 &
b100010 %
#2931774
b10001 &
b10001 %
#2931778
b110100 &
b110100 %
#2931782
b11010 &
b11010 %
#2931786
b1101 &
b1101 %
#2931790
b101000 &
b101000 %
#2931794
b10100 &
b10100 %
#2931798
b1010 &
b1010 %
#2931802
b101 &
b101 %
#2931806
b10000 &
b10000 %
#2931810
b1000 &
b1000 %
#2931814
b100 &
b100 %
#2931818
b10 &
b10 %
#2931822
b1 &
1#
b1 %
#2931826
b0 &
b0 %
0#
0$
#4500012
