# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd" \
"../../../../9_Handshaking.srcs/sources_1/new/Handshaking_top.vhd" \
"../../../../9_Handshaking.srcs/sources_1/new/MEM.vhd" \
"../../../../9_Handshaking.srcs/sources_1/new/Nodo_A.vhd" \
"../../../../9_Handshaking.srcs/sources_1/new/Nodo_B.vhd" \
"../../../../../../VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd" \
"../../../../../../VIVADO-PROJECTS/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.srcs/sources_1/imports/sources_1/new/ROM.vhd" \
"../../../../../../VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/cont_mod8.vhd" \
"../../../../9_Handshaking.srcs/sources_1/new/cu_A.vhd" \
"../../../../9_Handshaking.srcs/sources_1/new/cu_B.vhd" \
"../../../../9_Handshaking.srcs/sim_1/new/Handshaking_tb.vhd" \

# Do not sort compile order
nosort
