$date
	Tue Feb  7 03:24:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_sequence_detector_tb $end
$var wire 1 ! op $end
$var reg 1 " ip $end
$var reg 1 # rst $end
$scope module sd $end
$var wire 1 $ clk $end
$var wire 1 " ip $end
$var wire 1 # rst $end
$var reg 1 ! op $end
$var reg 3 % state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
z$
x#
x"
x!
$end
#5
0!
0"
#15
b1 %
1"
#20
b10 %
0"
#25
b11 %
1"
#30
b100 %
0"
#40
1!
b11 %
1"
#45
0!
b100 %
0"
#50
1!
b11 %
1"
#55
0!
b100 %
0"
#70
