module counter(clk,enable,saida);
	input clk;
	input logic [49:0] enable;
	output logic [49:0] saida;
	
	always_ff @(posedge clk)begin
		if(enable)begin
			saida <= 1;
		end
	end
	

	
endmodule
