Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Fri May  2 00:01:47 2025
| Host             : Dragos running 64-bit major release  (build 9200)
| Command          : report_power -file tested_mips_power_routed.rpt -pb tested_mips_power_summary_routed.pb -rpx tested_mips_power_routed.rpx
| Design           : tested_mips
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.889 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 29.092                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     4.409 |      945 |       --- |             --- |
|   LUT as Logic           |     3.683 |      628 |     63400 |            0.99 |
|   LUT as Distributed RAM |     0.454 |       76 |     19000 |            0.40 |
|   CARRY4                 |     0.243 |       46 |     15850 |            0.29 |
|   Register               |     0.024 |       69 |    126800 |            0.05 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     5.074 |      876 |       --- |             --- |
| I/O                      |    19.609 |       37 |       210 |           17.62 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    29.889 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    10.066 |       9.503 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.811 |       0.718 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     5.548 |       5.544 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| tested_mips                      |    29.092 |
|   EX                             |     0.604 |
|   ID                             |     1.679 |
|     mem_rom_reg_r1_0_31_0_5      |     0.111 |
|     mem_rom_reg_r1_0_31_12_17    |     0.105 |
|     mem_rom_reg_r1_0_31_18_23    |     0.113 |
|     mem_rom_reg_r1_0_31_24_29    |     0.121 |
|     mem_rom_reg_r1_0_31_30_31    |     0.024 |
|     mem_rom_reg_r1_0_31_30_31__0 |     0.019 |
|     mem_rom_reg_r1_0_31_6_11     |     0.115 |
|     mem_rom_reg_r2_0_31_0_5      |     0.077 |
|     mem_rom_reg_r2_0_31_12_17    |     0.088 |
|     mem_rom_reg_r2_0_31_18_23    |     0.116 |
|     mem_rom_reg_r2_0_31_24_29    |     0.150 |
|     mem_rom_reg_r2_0_31_30_31    |     0.034 |
|     mem_rom_reg_r2_0_31_30_31__0 |     0.026 |
|     mem_rom_reg_r2_0_31_6_11     |     0.102 |
|   MEM_Elem                       |     0.301 |
|     mem_matrix_reg_0_63_0_0      |     0.008 |
|     mem_matrix_reg_0_63_10_10    |     0.010 |
|     mem_matrix_reg_0_63_11_11    |     0.008 |
|     mem_matrix_reg_0_63_12_12    |     0.009 |
|     mem_matrix_reg_0_63_13_13    |     0.011 |
|     mem_matrix_reg_0_63_14_14    |     0.007 |
|     mem_matrix_reg_0_63_15_15    |     0.009 |
|     mem_matrix_reg_0_63_16_16    |     0.005 |
|     mem_matrix_reg_0_63_17_17    |     0.006 |
|     mem_matrix_reg_0_63_18_18    |     0.008 |
|     mem_matrix_reg_0_63_19_19    |     0.009 |
|     mem_matrix_reg_0_63_1_1      |     0.008 |
|     mem_matrix_reg_0_63_20_20    |     0.008 |
|     mem_matrix_reg_0_63_21_21    |     0.009 |
|     mem_matrix_reg_0_63_22_22    |     0.008 |
|     mem_matrix_reg_0_63_23_23    |     0.007 |
|     mem_matrix_reg_0_63_24_24    |     0.007 |
|     mem_matrix_reg_0_63_25_25    |     0.007 |
|     mem_matrix_reg_0_63_26_26    |     0.009 |
|     mem_matrix_reg_0_63_27_27    |     0.009 |
|     mem_matrix_reg_0_63_28_28    |     0.007 |
|     mem_matrix_reg_0_63_29_29    |     0.009 |
|     mem_matrix_reg_0_63_2_2      |     0.008 |
|     mem_matrix_reg_0_63_30_30    |     0.008 |
|     mem_matrix_reg_0_63_31_31    |     0.006 |
|     mem_matrix_reg_0_63_3_3      |     0.009 |
|     mem_matrix_reg_0_63_4_4      |     0.009 |
|     mem_matrix_reg_0_63_5_5      |     0.005 |
|     mem_matrix_reg_0_63_6_6      |     0.007 |
|     mem_matrix_reg_0_63_7_7      |     0.010 |
|     mem_matrix_reg_0_63_8_8      |     0.008 |
|     mem_matrix_reg_0_63_9_9      |     0.010 |
|   i_fetch                        |     5.972 |
|   mp                             |     0.095 |
|   sd                             |     0.754 |
+----------------------------------+-----------+


