Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jul 27 20:18:52 2023
| Host         : yumiko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file neander_timing_summary_routed.rpt -pb neander_timing_summary_routed.pb -rpx neander_timing_summary_routed.rpx -warn_on_violation
| Design       : neander
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (1)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  123          inf        0.000                      0                  123           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 saidaRI_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            saidaNZ_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 1.288ns (22.083%)  route 4.544ns (77.917%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[0]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 f  saidaRI_reg[0]/Q
                         net (fo=23, routed)          1.107     1.376    outRI_OBUF[0]
    SLICE_X46Y63         LUT4 (Prop_lut4_I0_O)        0.068     1.444 r  saidaAC[6]_i_9/O
                         net (fo=1, routed)           0.669     2.113    saidaAC[6]_i_9_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.172     2.285 r  saidaAC[6]_i_4/O
                         net (fo=10, routed)          0.815     3.099    p_2_out0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.053     3.152 r  saidaAC[3]_i_6/O
                         net (fo=1, routed)           0.000     3.152    saidaAC[3]_i_6_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     3.449 r  saidaAC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.449    saidaAC_reg[3]_i_2_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     3.630 f  saidaAC_reg[6]_i_7/O[3]
                         net (fo=1, routed)           1.101     4.732    data0[7]
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.142     4.874 f  saidaNZ[1]_i_1/O
                         net (fo=2, routed)           0.306     5.180    saidaALU[7]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.053     5.233 f  saidaNZ[0]_i_2/O
                         net (fo=1, routed)           0.546     5.779    saidaNZ[0]_i_2_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.053     5.832 r  saidaNZ[0]_i_1/O
                         net (fo=1, routed)           0.000     5.832    saidaNZ[0]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  saidaNZ_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaRI_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            saidaAC_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 1.147ns (20.146%)  route 4.546ns (79.854%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[0]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 f  saidaRI_reg[0]/Q
                         net (fo=23, routed)          1.107     1.376    outRI_OBUF[0]
    SLICE_X46Y63         LUT4 (Prop_lut4_I0_O)        0.068     1.444 r  saidaAC[6]_i_9/O
                         net (fo=1, routed)           0.669     2.113    saidaAC[6]_i_9_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.172     2.285 r  saidaAC[6]_i_4/O
                         net (fo=10, routed)          0.815     3.099    p_2_out0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.053     3.152 r  saidaAC[3]_i_6/O
                         net (fo=1, routed)           0.000     3.152    saidaAC[3]_i_6_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     3.449 r  saidaAC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.449    saidaAC_reg[3]_i_2_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.584 r  saidaAC_reg[6]_i_7/O[0]
                         net (fo=1, routed)           1.131     4.715    data0[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.153     4.868 r  saidaAC[4]_i_1/O
                         net (fo=2, routed)           0.825     5.693    saidaALU[4]
    SLICE_X46Y60         FDRE                                         r  saidaAC_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaRI_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outHalt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 2.656ns (46.755%)  route 3.025ns (53.245%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[0]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  saidaRI_reg[0]/Q
                         net (fo=23, routed)          1.107     1.376    outRI_OBUF[0]
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.053     1.429 r  outHalt_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.319     1.748    outHalt_OBUF_inst_i_2_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I0_O)        0.053     1.801 r  outHalt_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.598     3.400    outHalt_OBUF
    AJ26                 OBUF (Prop_obuf_I_O)         2.281     5.681 r  outHalt_OBUF_inst/O
                         net (fo=0)                   0.000     5.681    outHalt
    AJ26                                                              r  outHalt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaRI_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            saidaNZ_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.874ns  (logic 1.182ns (24.252%)  route 3.692ns (75.748%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[0]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 f  saidaRI_reg[0]/Q
                         net (fo=23, routed)          1.107     1.376    outRI_OBUF[0]
    SLICE_X46Y63         LUT4 (Prop_lut4_I0_O)        0.068     1.444 r  saidaAC[6]_i_9/O
                         net (fo=1, routed)           0.669     2.113    saidaAC[6]_i_9_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.172     2.285 r  saidaAC[6]_i_4/O
                         net (fo=10, routed)          0.815     3.099    p_2_out0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.053     3.152 r  saidaAC[3]_i_6/O
                         net (fo=1, routed)           0.000     3.152    saidaAC[3]_i_6_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     3.449 r  saidaAC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.449    saidaAC_reg[3]_i_2_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     3.630 r  saidaAC_reg[6]_i_7/O[3]
                         net (fo=1, routed)           1.101     4.732    data0[7]
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.142     4.874 r  saidaNZ[1]_i_1/O
                         net (fo=2, routed)           0.000     4.874    saidaALU[7]
    SLICE_X47Y59         FDRE                                         r  saidaNZ_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaRI_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outRI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.651ns  (logic 2.529ns (54.377%)  route 2.122ns (45.623%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[0]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  saidaRI_reg[0]/Q
                         net (fo=23, routed)          2.122     2.391    outRI_OBUF[0]
    AH24                 OBUF (Prop_obuf_I_O)         2.260     4.651 r  outRI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.651    outRI[0]
    AH24                                                              r  outRI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaRI_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            saidaAC_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.546ns  (logic 1.055ns (23.205%)  route 3.491ns (76.795%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[0]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 f  saidaRI_reg[0]/Q
                         net (fo=23, routed)          1.107     1.376    outRI_OBUF[0]
    SLICE_X46Y63         LUT4 (Prop_lut4_I0_O)        0.068     1.444 r  saidaAC[6]_i_9/O
                         net (fo=1, routed)           0.669     2.113    saidaAC[6]_i_9_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.172     2.285 r  saidaAC[6]_i_4/O
                         net (fo=10, routed)          0.815     3.099    p_2_out0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.053     3.152 r  saidaAC[3]_i_6/O
                         net (fo=1, routed)           0.000     3.152    saidaAC[3]_i_6_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     3.503 r  saidaAC_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.447     3.951    data0[3]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.142     4.093 r  saidaAC[3]_i_1/O
                         net (fo=2, routed)           0.454     4.546    saidaALU[3]
    SLICE_X46Y58         FDRE                                         r  saidaAC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaRI_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            saidaAC_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.519ns  (logic 1.031ns (22.813%)  route 3.488ns (77.187%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[0]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 f  saidaRI_reg[0]/Q
                         net (fo=23, routed)          1.107     1.376    outRI_OBUF[0]
    SLICE_X46Y63         LUT4 (Prop_lut4_I0_O)        0.068     1.444 r  saidaAC[6]_i_9/O
                         net (fo=1, routed)           0.669     2.113    saidaAC[6]_i_9_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.172     2.285 r  saidaAC[6]_i_4/O
                         net (fo=10, routed)          0.815     3.099    p_2_out0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.053     3.152 r  saidaAC[3]_i_6/O
                         net (fo=1, routed)           0.000     3.152    saidaAC[3]_i_6_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.317     3.469 r  saidaAC_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.459     3.928    data0[2]
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.152     4.080 r  saidaAC[2]_i_1/O
                         net (fo=2, routed)           0.439     4.519    saidaALU[2]
    SLICE_X46Y60         FDRE                                         r  saidaAC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaPC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            outPC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.412ns  (logic 2.671ns (60.545%)  route 1.741ns (39.455%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDCE                         0.000     0.000 r  saidaPC_reg[1]/C
    SLICE_X45Y59         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  saidaPC_reg[1]/Q
                         net (fo=8, routed)           1.741     1.987    outPC_OBUF[1]
    AP29                 OBUF (Prop_obuf_I_O)         2.425     4.412 r  outPC_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.412    outPC[1]
    AP29                                                              r  outPC[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaRI_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outRI[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.362ns  (logic 2.547ns (58.390%)  route 1.815ns (41.610%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[3]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  saidaRI_reg[3]/Q
                         net (fo=23, routed)          1.815     2.084    outRI_OBUF[3]
    AJ27                 OBUF (Prop_obuf_I_O)         2.278     4.362 r  outRI_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.362    outRI[3]
    AJ27                                                              r  outRI[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaRI_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outRI[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.344ns  (logic 2.523ns (58.075%)  route 1.821ns (41.925%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  saidaRI_reg[2]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  saidaRI_reg[2]/Q
                         net (fo=16, routed)          1.821     2.090    outRI_OBUF[2]
    AG25                 OBUF (Prop_obuf_I_O)         2.254     4.344 r  outRI_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.344    outRI[2]
    AG25                                                              r  outRI[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 saidaPC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            saidaREM_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.146ns (51.543%)  route 0.137ns (48.457%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE                         0.000     0.000 r  saidaPC_reg[3]/C
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  saidaPC_reg[3]/Q
                         net (fo=6, routed)           0.137     0.255    outPC_OBUF[3]
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.028     0.283 r  saidaREM[3]_i_1/O
                         net (fo=1, routed)           0.000     0.283    saidaMPX[3]
    SLICE_X44Y61         FDRE                                         r  saidaREM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaPC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            saidaREM_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.157ns (55.196%)  route 0.127ns (44.804%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDCE                         0.000     0.000 r  saidaPC_reg[1]/C
    SLICE_X45Y59         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  saidaPC_reg[1]/Q
                         net (fo=8, routed)           0.127     0.218    outPC_OBUF[1]
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.066     0.284 r  saidaREM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    saidaMPX[1]
    SLICE_X44Y60         FDRE                                         r  saidaREM_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaAC_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            saidaAC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.185%)  route 0.162ns (55.815%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE                         0.000     0.000 r  saidaAC_reg[5]/C
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  saidaAC_reg[5]/Q
                         net (fo=5, routed)           0.162     0.262    outAC_OBUF[5]
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.028     0.290 r  saidaAC[5]_i_1/O
                         net (fo=2, routed)           0.000     0.290    saidaALU[5]
    SLICE_X47Y59         FDRE                                         r  saidaAC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaNZ_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            saidaNZ_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.129%)  route 0.162ns (55.871%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  saidaNZ_reg[0]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  saidaNZ_reg[0]/Q
                         net (fo=6, routed)           0.162     0.262    saidaNZ_reg_n_0_[0]
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.028     0.290 r  saidaNZ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    saidaNZ[0]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  saidaNZ_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaPC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            saidaPC_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.926%)  route 0.163ns (56.074%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDCE                         0.000     0.000 r  saidaPC_reg[6]/C
    SLICE_X45Y62         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  saidaPC_reg[6]/Q
                         net (fo=4, routed)           0.163     0.263    outPC_OBUF[6]
    SLICE_X45Y62         LUT4 (Prop_lut4_I2_O)        0.028     0.291 r  saidaPC[6]_i_1/O
                         net (fo=1, routed)           0.000     0.291    p_1_in[6]
    SLICE_X45Y62         FDCE                                         r  saidaPC_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaAC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            saidaAC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.843%)  route 0.164ns (56.157%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE                         0.000     0.000 r  saidaAC_reg[0]/C
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  saidaAC_reg[0]/Q
                         net (fo=4, routed)           0.164     0.264    outAC_OBUF[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I2_O)        0.028     0.292 r  saidaAC[0]_i_1/O
                         net (fo=2, routed)           0.000     0.292    saidaALU[0]
    SLICE_X47Y58         FDRE                                         r  saidaAC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaPC_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            saidaPC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.839%)  route 0.164ns (56.161%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDCE                         0.000     0.000 r  saidaPC_reg[0]/C
    SLICE_X45Y59         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  saidaPC_reg[0]/Q
                         net (fo=9, routed)           0.164     0.264    outPC_OBUF[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I1_O)        0.028     0.292 r  saidaPC[2]_i_1/O
                         net (fo=1, routed)           0.000     0.292    p_1_in[2]
    SLICE_X45Y59         FDCE                                         r  saidaPC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saidaREM_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.100ns (33.967%)  route 0.194ns (66.033%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE                         0.000     0.000 r  saidaREM_reg[7]/C
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  saidaREM_reg[7]/Q
                         net (fo=2, routed)           0.194     0.294    memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y24         RAMB18E1                                     r  memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.505%)  route 0.173ns (57.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.173     0.273    state[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.028     0.301 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.301    state__0[1]
    SLICE_X44Y63         FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.129ns (42.695%)  route 0.173ns (57.305%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.173     0.273    state[1]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.029     0.302 r  FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000     0.302    state__0[2]
    SLICE_X44Y63         FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





