// Seed: 1126394733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wand id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  localparam id_4 = 1 == -1;
  assign id_3 = id_1[-1];
  not primCall (id_2, id_1);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4
  );
  wire id_5;
  assign id_5 = id_1 == 1 ? id_4 : $clog2(6);
  ;
  assign id_3 = 1;
  assign id_3 = id_1;
endmodule
