Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/juan/Xilinx/v2023P2/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_simpleProcessor_behav xil_defaultlib.tb_simpleProcessor xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 2 for port 'ula_op' [/home/juan/github/simpleComputer/hardware/processor.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/juan/github/simpleComputer/xilinx_simpleComputer/xilinx_simpleComputer.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/juan/github/simpleComputer/xilinx_simpleComputer/xilinx_simpleComputer.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.mem_instr
Compiling module xil_defaultlib.mem_data
Compiling module xil_defaultlib.tb_simpleProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_simpleProcessor_behav
