============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 12 2024  05:01:15 pm
  Module:                 mkriscv
  Technology library:     slow 
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance  Module   Cell Count  Cell Area  Net Area   Total Area  Wireload     
------------------------------------------------------------------------------
mkriscv                 16375      0.000     0.000        0.000    <none> (D) 
  stage2 mkstage2        7274      0.000     0.000        0.000    <none> (D) 
  stage1 mkstage1        5818      0.000     0.000        0.000    <none> (D) 

 (D) = wireload is default in technology library
