# ALU_VHDL
Aim of this lab is to implement and design an arithmetic logic unit using VHDL and Basys 3. An ALU unit is basically a unit that generates some functions with given numbers according to a select signal.
