{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735039246177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735039246178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 13:20:46 2024 " "Processing started: Tue Dec 24 13:20:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735039246178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039246178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039246178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735039246865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735039246866 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(116) " "Verilog HDL information at ALU.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735039255897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 10 10 " "Found 10 design units, including 10 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_small " "Found entity 2: ALU_small" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_subtractor2 " "Found entity 3: adder_subtractor2" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "4 HalfAdder " "Found entity 4: HalfAdder" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "5 FullAdder " "Found entity 5: FullAdder" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder_subtractor1 " "Found entity 6: adder_subtractor1" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "7 binary_to_bcd " "Found entity 7: binary_to_bcd" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "8 Multiplier " "Found entity 8: Multiplier" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "9 Divisor " "Found entity 9: Divisor" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""} { "Info" "ISGN_ENTITY_NAME" "10 sevenseg " "Found entity 10: sevenseg" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735039255900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735039255942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_small ALU_small:Control " "Elaborating entity \"ALU_small\" for hierarchy \"ALU_small:Control\"" {  } { { "ALU.v" "Control" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039255944 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] ALU.v(25) " "Output port \"LEDR\[9..3\]\" at ALU.v(25) has no driver" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1735039255946 "|ALU|ALU_small:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor2 ALU_small:Control\|adder_subtractor2:add " "Elaborating entity \"adder_subtractor2\" for hierarchy \"ALU_small:Control\|adder_subtractor2:add\"" {  } { { "ALU.v" "add" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039255946 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(192) " "Verilog HDL Always Construct warning at ALU.v(192): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735039255947 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signout ALU.v(192) " "Verilog HDL Always Construct warning at ALU.v(192): inferring latch(es) for variable \"signout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735039255947 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signout ALU.v(198) " "Inferred latch for \"signout\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255947 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(198) " "Inferred latch for \"out\[0\]\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255947 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(198) " "Inferred latch for \"out\[1\]\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255947 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(198) " "Inferred latch for \"out\[2\]\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255948 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(198) " "Inferred latch for \"out\[3\]\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255948 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(198) " "Inferred latch for \"out\[4\]\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255948 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(198) " "Inferred latch for \"out\[5\]\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255948 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(198) " "Inferred latch for \"out\[6\]\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255948 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(198) " "Inferred latch for \"out\[7\]\" at ALU.v(198)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039255948 "|ALU|ALU_small:Control|adder_subtractor2:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor1 ALU_small:Control\|adder_subtractor2:add\|adder_subtractor1:m1 " "Elaborating entity \"adder_subtractor1\" for hierarchy \"ALU_small:Control\|adder_subtractor2:add\|adder_subtractor1:m1\"" {  } { { "ALU.v" "m1" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039255948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU_small:Control\|adder_subtractor2:add\|adder_subtractor1:m1\|FullAdder:addsub\[0\].f1 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU_small:Control\|adder_subtractor2:add\|adder_subtractor1:m1\|FullAdder:addsub\[0\].f1\"" {  } { { "ALU.v" "addsub\[0\].f1" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039255949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder ALU_small:Control\|adder_subtractor2:add\|adder_subtractor1:m1\|FullAdder:addsub\[0\].f1\|HalfAdder:h1 " "Elaborating entity \"HalfAdder\" for hierarchy \"ALU_small:Control\|adder_subtractor2:add\|adder_subtractor1:m1\|FullAdder:addsub\[0\].f1\|HalfAdder:h1\"" {  } { { "ALU.v" "h1" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039255950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier ALU_small:Control\|Multiplier:mul " "Elaborating entity \"Multiplier\" for hierarchy \"ALU_small:Control\|Multiplier:mul\"" {  } { { "ALU.v" "mul" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039256013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor ALU_small:Control\|Divisor:div " "Elaborating entity \"Divisor\" for hierarchy \"ALU_small:Control\|Divisor:div\"" {  } { { "ALU.v" "div" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039256015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(436) " "Verilog HDL assignment warning at ALU.v(436): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735039256026 "|ALU|ALU_small:Control|Divisor:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(437) " "Verilog HDL assignment warning at ALU.v(437): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735039256026 "|ALU|ALU_small:Control|Divisor:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ToBeDivided ALU.v(408) " "Verilog HDL Always Construct warning at ALU.v(408): inferring latch(es) for variable \"ToBeDivided\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 408 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735039256026 "|ALU|ALU_small:Control|Divisor:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter ALU.v(408) " "Verilog HDL Always Construct warning at ALU.v(408): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 408 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735039256026 "|ALU|ALU_small:Control|Divisor:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ALU.v(408) " "Verilog HDL Always Construct warning at ALU.v(408): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 408 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735039256026 "|ALU|ALU_small:Control|Divisor:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd ALU_small:Control\|binary_to_bcd:b_to_bcd " "Elaborating entity \"binary_to_bcd\" for hierarchy \"ALU_small:Control\|binary_to_bcd:b_to_bcd\"" {  } { { "ALU.v" "b_to_bcd" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039256026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(304) " "Verilog HDL assignment warning at ALU.v(304): truncated value with size 32 to match size of target (4)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735039256027 "|ALU|ALU_small:Control|binary_to_bcd:b_to_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(303) " "Verilog HDL assignment warning at ALU.v(303): truncated value with size 32 to match size of target (4)" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735039256027 "|ALU|ALU_small:Control|binary_to_bcd:b_to_bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg ALU_small:Control\|sevenseg:out1 " "Elaborating entity \"sevenseg\" for hierarchy \"ALU_small:Control\|sevenseg:out1\"" {  } { { "ALU.v" "out1" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039256028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|out\[3\] " "Latch ALU_small:Control\|adder_subtractor2:add\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257606 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|out\[3\] " "Latch ALU_small:Control\|adder_subtractor2:sub\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257606 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|out\[2\] " "Latch ALU_small:Control\|adder_subtractor2:add\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257606 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|out\[2\] " "Latch ALU_small:Control\|adder_subtractor2:sub\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257606 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|out\[1\] " "Latch ALU_small:Control\|adder_subtractor2:add\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257606 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|out\[1\] " "Latch ALU_small:Control\|adder_subtractor2:sub\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|out\[6\] " "Latch ALU_small:Control\|adder_subtractor2:add\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|out\[6\] " "Latch ALU_small:Control\|adder_subtractor2:sub\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|out\[5\] " "Latch ALU_small:Control\|adder_subtractor2:add\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|out\[5\] " "Latch ALU_small:Control\|adder_subtractor2:sub\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|out\[4\] " "Latch ALU_small:Control\|adder_subtractor2:add\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|out\[4\] " "Latch ALU_small:Control\|adder_subtractor2:sub\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|out\[7\] " "Latch ALU_small:Control\|adder_subtractor2:add\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|out\[7\] " "Latch ALU_small:Control\|adder_subtractor2:sub\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|out\[0\] " "Latch ALU_small:Control\|adder_subtractor2:add\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|out\[0\] " "Latch ALU_small:Control\|adder_subtractor2:sub\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:add\|signout " "Latch ALU_small:Control\|adder_subtractor2:add\|signout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[2\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_small:Control\|adder_subtractor2:sub\|signout " "Latch ALU_small:Control\|adder_subtractor2:sub\|signout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[2\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[2\]" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735039257607 ""}  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735039257607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:add\|out\[3\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:add\|out\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:sub\|out\[3\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:sub\|out\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:add\|out\[2\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:add\|out\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:sub\|out\[2\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:sub\|out\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:add\|out\[1\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:add\|out\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:sub\|out\[1\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:sub\|out\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:add\|out\[6\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:add\|out\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:sub\|out\[6\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:sub\|out\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:add\|out\[5\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:add\|out\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:sub\|out\[5\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:sub\|out\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:add\|out\[4\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:add\|out\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:sub\|out\[4\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:sub\|out\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:add\|out\[7\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:add\|out\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:sub\|out\[7\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:sub\|out\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:add\|out\[0\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:add\|out\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_small:Control\|adder_subtractor2:sub\|out\[0\] " "LATCH primitive \"ALU_small:Control\|adder_subtractor2:sub\|out\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 198 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1735039258917 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735039259209 "|ALU|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735039259209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735039259391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CMP/1st year/first term/Logic design/project/project/output_files/ALU.map.smsg " "Generated suppressed messages file D:/CMP/1st year/first term/Logic design/project/project/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039261803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735039262060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735039262060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735039262211 "|ALU|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735039262211 "|ALU|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735039262211 "|ALU|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735039262211 "|ALU|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735039262211 "|ALU|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735039262211 "|ALU|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735039262211 "|ALU|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ALU.v" "" { Text "D:/CMP/1st year/first term/Logic design/project/project/ALU.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735039262211 "|ALU|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735039262211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1996 " "Implemented 1996 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735039262222 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735039262222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1944 " "Implemented 1944 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735039262222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735039262222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735039262265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 13:21:02 2024 " "Processing ended: Tue Dec 24 13:21:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735039262265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735039262265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735039262265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735039262265 ""}
