/*
 * arch/arm/mach-tz2000/include/mach/regs/pmu_reg_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _PMU_REG_DEF_H
#define _PMU_REG_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

// PowerSwitchOn_TOP Register
#define PMU_POWERSWITCHON_TOP_OFS                0x00000000
// PSW_TOP bitfiled (RW) Reset=1
#define PMU_POWERSWITCHON_TOP_PSW_TOP_MASK       0x1
#define PMU_POWERSWITCHON_TOP_PSW_TOP_SHIFT      0 
#define PMU_POWERSWITCHON_TOP_PSW_TOP_BIT        0x1
#define PMU_POWERSWITCHON_TOP_PSW_TOP_BITWIDTH   1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHON_TOP_RESERVED_MASK      0xFFFFFFFE
#define PMU_POWERSWITCHON_TOP_RESERVED_SHIFT     1 
#define PMU_POWERSWITCHON_TOP_RESERVED_BIT       0x7FFFFFFF
#define PMU_POWERSWITCHON_TOP_RESERVED_BITWIDTH  31
// PowerSwitchOff_TOP Register
#define PMU_POWERSWITCHOFF_TOP_OFS               0x00000100
// PSW_TOP bitfiled (RW) Reset=0
#define PMU_POWERSWITCHOFF_TOP_PSW_TOP_MASK      0x1
#define PMU_POWERSWITCHOFF_TOP_PSW_TOP_SHIFT     0 
#define PMU_POWERSWITCHOFF_TOP_PSW_TOP_BIT       0x1
#define PMU_POWERSWITCHOFF_TOP_PSW_TOP_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHOFF_TOP_RESERVED_MASK     0xFFFFFFFE
#define PMU_POWERSWITCHOFF_TOP_RESERVED_SHIFT    1 
#define PMU_POWERSWITCHOFF_TOP_RESERVED_BIT      0x7FFFFFFF
#define PMU_POWERSWITCHOFF_TOP_RESERVED_BITWIDTH 31
// InIsoOn_TOP Register
#define PMU_INISOON_TOP_OFS                      0x00000200
// InIso_TOP bitfiled (RW) Reset=0
#define PMU_INISOON_TOP_INISO_TOP_MASK           0x1
#define PMU_INISOON_TOP_INISO_TOP_SHIFT          0 
#define PMU_INISOON_TOP_INISO_TOP_BIT            0x1
#define PMU_INISOON_TOP_INISO_TOP_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define PMU_INISOON_TOP_RESERVED_MASK            0xFFFFFFFE
#define PMU_INISOON_TOP_RESERVED_SHIFT           1 
#define PMU_INISOON_TOP_RESERVED_BIT             0x7FFFFFFF
#define PMU_INISOON_TOP_RESERVED_BITWIDTH        31
// InIsoOff_TOP Register
#define PMU_INISOOFF_TOP_OFS                     0x00000300
// InIso_TOP bitfiled (RW) Reset=1
#define PMU_INISOOFF_TOP_INISO_TOP_MASK          0x1
#define PMU_INISOOFF_TOP_INISO_TOP_SHIFT         0 
#define PMU_INISOOFF_TOP_INISO_TOP_BIT           0x1
#define PMU_INISOOFF_TOP_INISO_TOP_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define PMU_INISOOFF_TOP_RESERVED_MASK           0xFFFFFFFE
#define PMU_INISOOFF_TOP_RESERVED_SHIFT          1 
#define PMU_INISOOFF_TOP_RESERVED_BIT            0x7FFFFFFF
#define PMU_INISOOFF_TOP_RESERVED_BITWIDTH       31
// OutIsoOn_TOP Register
#define PMU_OUTISOON_TOP_OFS                     0x00000400
// OutIso_TOP bitfiled (RW) Reset=0
#define PMU_OUTISOON_TOP_OUTISO_TOP_MASK         0x1
#define PMU_OUTISOON_TOP_OUTISO_TOP_SHIFT        0 
#define PMU_OUTISOON_TOP_OUTISO_TOP_BIT          0x1
#define PMU_OUTISOON_TOP_OUTISO_TOP_BITWIDTH     1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOON_TOP_RESERVED_MASK           0xFFFFFFFE
#define PMU_OUTISOON_TOP_RESERVED_SHIFT          1 
#define PMU_OUTISOON_TOP_RESERVED_BIT            0x7FFFFFFF
#define PMU_OUTISOON_TOP_RESERVED_BITWIDTH       31
// OutIsoOn_DRAMC Register
#define PMU_OUTISOON_DRAMC_OFS                   0x00000410
// OutIso_DRAMC bitfiled (RW) Reset=0
#define PMU_OUTISOON_DRAMC_OUTISO_DRAMC_MASK     0x1
#define PMU_OUTISOON_DRAMC_OUTISO_DRAMC_SHIFT    0 
#define PMU_OUTISOON_DRAMC_OUTISO_DRAMC_BIT      0x1
#define PMU_OUTISOON_DRAMC_OUTISO_DRAMC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOON_DRAMC_RESERVED_MASK         0xFFFFFFFE
#define PMU_OUTISOON_DRAMC_RESERVED_SHIFT        1 
#define PMU_OUTISOON_DRAMC_RESERVED_BIT          0x7FFFFFFF
#define PMU_OUTISOON_DRAMC_RESERVED_BITWIDTH     31
// OutIsoOff_TOP Register
#define PMU_OUTISOOFF_TOP_OFS                    0x00000500
// OutIso_TOP bitfiled (RW) Reset=1
#define PMU_OUTISOOFF_TOP_OUTISO_TOP_MASK        0x1
#define PMU_OUTISOOFF_TOP_OUTISO_TOP_SHIFT       0 
#define PMU_OUTISOOFF_TOP_OUTISO_TOP_BIT         0x1
#define PMU_OUTISOOFF_TOP_OUTISO_TOP_BITWIDTH    1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOOFF_TOP_RESERVED_MASK          0xFFFFFFFE
#define PMU_OUTISOOFF_TOP_RESERVED_SHIFT         1 
#define PMU_OUTISOOFF_TOP_RESERVED_BIT           0x7FFFFFFF
#define PMU_OUTISOOFF_TOP_RESERVED_BITWIDTH      31
// OutIsoOff_DRAMC Register
#define PMU_OUTISOOFF_DRAMC_OFS                  0x00000510
// OutIso_DRAMC bitfiled (RW) Reset=1
#define PMU_OUTISOOFF_DRAMC_OUTISO_DRAMC_MASK    0x1
#define PMU_OUTISOOFF_DRAMC_OUTISO_DRAMC_SHIFT   0 
#define PMU_OUTISOOFF_DRAMC_OUTISO_DRAMC_BIT     0x1
#define PMU_OUTISOOFF_DRAMC_OUTISO_DRAMC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOOFF_DRAMC_RESERVED_MASK        0xFFFFFFFE
#define PMU_OUTISOOFF_DRAMC_RESERVED_SHIFT       1 
#define PMU_OUTISOOFF_DRAMC_RESERVED_BIT         0x7FFFFFFF
#define PMU_OUTISOOFF_DRAMC_RESERVED_BITWIDTH    31
// ClockGatingOn_westpierSS_0 Register
#define PMU_CLOCKGATINGON_WESTPIERSS_0_OFS       0x00001000
// CG_wclk_westpier_mpier bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER_MASK 0x1
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER_SHIFT 0 
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER_BIT 0x1
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED_MASK 0xFFFFFE
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED_BIT 0x7FFFFF
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED_BITWIDTH 23
// CG_wclk_westpier_fdconv bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_FDCONV_MASK 0x1000000
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_FDCONV_SHIFT 24 
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_FDCONV_BIT 0x1
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_FDCONV_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED2_MASK 0xFE000000
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED2_SHIFT 25 
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED2_BITWIDTH 7
// ClockGatingOn_cpuSS_0 Register
#define PMU_CLOCKGATINGON_CPUSS_0_OFS            0x00001010
// CG_coreclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_CPUSS_0_CG_CORECLK_MASK 0x1
#define PMU_CLOCKGATINGON_CPUSS_0_CG_CORECLK_SHIFT 0 
#define PMU_CLOCKGATINGON_CPUSS_0_CG_CORECLK_BIT 0x1
#define PMU_CLOCKGATINGON_CPUSS_0_CG_CORECLK_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_periSS_0 Register
#define PMU_CLOCKGATINGON_PERISS_0_OFS           0x00001020
// CG_wclkdiv4_peri_ppier bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_PPIER_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_PPIER_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_PPIER_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_PPIER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED_BITWIDTH 7
// CG_wclkdiv2_peri_gdmac bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED2_BITWIDTH 7
// CG_wclkdiv2_mbox bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_MBOX_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_MBOX_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_MBOX_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_MBOX_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED3_MASK 0xFE0000
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED3_BITWIDTH 7
// CG_wclkdiv4_peri_timer bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_TIMER_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_TIMER_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_TIMER_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_TIMER_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED4_BITWIDTH 7
// ClockGatingOn_periSS_1 Register
#define PMU_CLOCKGATINGON_PERISS_1_OFS           0x00001024
// CG_wclkdiv4_peri_pwm bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_PWM_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_PWM_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_PWM_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_PWM_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED_BITWIDTH 7
// CG_wclkdiv16_peri_adc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV16_PERI_ADC_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV16_PERI_ADC_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV16_PERI_ADC_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV16_PERI_ADC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED2_BITWIDTH 7
// CG_wclkdiv4_peri_gpio0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_GPIO0_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_GPIO0_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_GPIO0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_GPIO0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED3_MASK 0xE0000
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED3_BITWIDTH 3
// CG_wclkdiv4_peri_gpio1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_GPIO1_MASK 0x100000
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_GPIO1_SHIFT 20 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_GPIO1_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_GPIO1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED4_MASK 0xE00000
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED4_SHIFT 21 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED4_BITWIDTH 3
// CG_wclkdiv4_peri_i2cp bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_I2CP_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_I2CP_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_I2CP_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_I2CP_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED5_MASK 0xFE000000
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED5_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED5_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED5_BITWIDTH 7
// ClockGatingOn_periSS_2 Register
#define PMU_CLOCKGATINGON_PERISS_2_OFS           0x00001028
// CG_wclkdiv4_peri_i2si0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SI0_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SI0_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SI0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SI0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED_BITWIDTH 7
// CG_wclkdiv4_peri_i2so0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SO0_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SO0_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SO0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SO0_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED2_BITWIDTH 7
// CG_wclkdiv4_peri_i2sc0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SC0_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SC0_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SC0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV4_PERI_I2SC0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED3_MASK 0xFE0000
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED3_BITWIDTH 7
// CG_amclk_i2s bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_AMCLK_I2S_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_2_CG_AMCLK_I2S_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_2_CG_AMCLK_I2S_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_AMCLK_I2S_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED4_MASK 0xE000000
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED4_BITWIDTH 3
// CG_io_AMCLKO_o bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_IO_AMCLKO_O_MASK 0x10000000
#define PMU_CLOCKGATINGON_PERISS_2_CG_IO_AMCLKO_O_SHIFT 28 
#define PMU_CLOCKGATINGON_PERISS_2_CG_IO_AMCLKO_O_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_IO_AMCLKO_O_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED5_MASK 0xE0000000
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED5_SHIFT 29 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED5_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED5_BITWIDTH 3
// ClockGatingOn_periSS_3 Register
#define PMU_CLOCKGATINGON_PERISS_3_OFS           0x0000102C
// CG_wclkdiv4_peri_spib0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIB0_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIB0_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIB0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIB0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED_BIT  0x7
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED_BITWIDTH 3
// CG_spib0cclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB0CCLK_MASK 0x10
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB0CCLK_SHIFT 4 
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB0CCLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB0CCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED2_BITWIDTH 3
// CG_wclkdiv4_peri_spims0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIMS0_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIMS0_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIMS0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIMS0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED3_MASK 0xFFFE00
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED3_BIT 0x7FFF
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED3_BITWIDTH 15
// CG_wclkdiv4_peri_spims1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIMS1_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIMS1_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIMS1_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV4_PERI_SPIMS1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED4_BITWIDTH 7
// ClockGatingOn_periSS_4 Register
#define PMU_CLOCKGATINGON_PERISS_4_OFS           0x00001030
// CG_wclkdiv4_peri_uart bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_WCLKDIV4_PERI_UART_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_WCLKDIV4_PERI_UART_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_4_CG_WCLKDIV4_PERI_UART_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_WCLKDIV4_PERI_UART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED_BITWIDTH 7
// CG_uart0clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART0CLK_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART0CLK_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART0CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART0CLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED2_MASK 0xE00
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED2_BITWIDTH 3
// CG_uart1clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART1CLK_MASK 0x1000
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART1CLK_SHIFT 12 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART1CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART1CLK_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED3_MASK 0xE000
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED3_SHIFT 13 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED3_BITWIDTH 3
// CG_uart2clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART2CLK_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART2CLK_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART2CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART2CLK_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED4_MASK 0xE0000
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED4_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED4_BITWIDTH 3
// CG_uart3clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART3CLK_MASK 0x100000
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART3CLK_SHIFT 20 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART3CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART3CLK_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED5_MASK 0xFFE00000
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED5_SHIFT 21 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED5_BIT 0x7FF
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED5_BITWIDTH 11
// ClockGatingOn_dramcSS_0 Register
#define PMU_CLOCKGATINGON_DRAMCSS_0_OFS          0x00001040
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED_MASK 0xFF
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED_SHIFT 0 
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED_BIT 0xFF
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED_BITWIDTH 8
// CG_wclk_dramc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLK_DRAMC_MASK 0x100
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLK_DRAMC_SHIFT 8 
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLK_DRAMC_BIT 0x1
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLK_DRAMC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED2_BITWIDTH 7
// CG_wclkdiv2_dramc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLKDIV2_DRAMC_MASK 0x10000
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLKDIV2_DRAMC_SHIFT 16 
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLKDIV2_DRAMC_BIT 0x1
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLKDIV2_DRAMC_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED3_MASK 0xFFFE0000
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED3_BIT 0x7FFF
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED3_BITWIDTH 15
// ClockGatingOn_mbootSS_0 Register
#define PMU_CLOCKGATINGON_MBOOTSS_0_OFS          0x00001050
// CG_wclkdiv2_mboot bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_MBOOTSS_0_CG_WCLKDIV2_MBOOT_MASK 0x1
#define PMU_CLOCKGATINGON_MBOOTSS_0_CG_WCLKDIV2_MBOOT_SHIFT 0 
#define PMU_CLOCKGATINGON_MBOOTSS_0_CG_WCLKDIV2_MBOOT_BIT 0x1
#define PMU_CLOCKGATINGON_MBOOTSS_0_CG_WCLKDIV2_MBOOT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_MBOOTSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGON_MBOOTSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_MBOOTSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGON_MBOOTSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_wconfSS_0 Register
#define PMU_CLOCKGATINGON_WCONFSS_0_OFS          0x00001080
// CG_wclkdiv2_wclkdiv4_wconf bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_WCONFSS_0_CG_WCLKDIV2_WCLKDIV4_WCONF_MASK 0x1
#define PMU_CLOCKGATINGON_WCONFSS_0_CG_WCLKDIV2_WCLKDIV4_WCONF_SHIFT 0 
#define PMU_CLOCKGATINGON_WCONFSS_0_CG_WCLKDIV2_WCLKDIV4_WCONF_BIT 0x1
#define PMU_CLOCKGATINGON_WCONFSS_0_CG_WCLKDIV2_WCLKDIV4_WCONF_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_WCONFSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGON_WCONFSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_WCONFSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGON_WCONFSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_usb2hdSS_0 Register
#define PMU_CLOCKGATINGON_USB2HDSS_0_OFS         0x00001118
// CG_uclk_usb2 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_UCLK_USB2_MASK 0x1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_UCLK_USB2_SHIFT 0 
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_UCLK_USB2_BIT 0x1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_UCLK_USB2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED_BIT 0x7
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED_BITWIDTH 3
// CG_wclkdiv2_usb2hd_ehci bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_EHCI_MASK 0x10
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_EHCI_SHIFT 4 
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_EHCI_BIT 0x1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_EHCI_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED2_BITWIDTH 3
// CG_wclkdiv2_usb2hd_ohci bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_OHCI_MASK 0x100
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_OHCI_SHIFT 8 
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_OHCI_BIT 0x1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_OHCI_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED3_MASK 0xE00
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED3_BITWIDTH 3
// CG_wclkdiv2_usb2hd_h bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_H_MASK 0x1000
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_H_SHIFT 12 
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_H_BIT 0x1
#define PMU_CLOCKGATINGON_USB2HDSS_0_CG_WCLKDIV2_USB2HD_H_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED4_MASK 0xFFFFE000
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED4_SHIFT 13 
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED4_BIT 0x7FFFF
#define PMU_CLOCKGATINGON_USB2HDSS_0_RESERVED4_BITWIDTH 19
// ClockGatingOn_lcdcSS_0 Register
#define PMU_CLOCKGATINGON_LCDCSS_0_OFS           0x00001128
// CG_wclkdiv2_lcdc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_LCDCSS_0_CG_WCLKDIV2_LCDC_MASK 0x1
#define PMU_CLOCKGATINGON_LCDCSS_0_CG_WCLKDIV2_LCDC_SHIFT 0 
#define PMU_CLOCKGATINGON_LCDCSS_0_CG_WCLKDIV2_LCDC_BIT 0x1
#define PMU_CLOCKGATINGON_LCDCSS_0_CG_WCLKDIV2_LCDC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_LCDCSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_LCDCSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_LCDCSS_0_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGON_LCDCSS_0_RESERVED_BITWIDTH 7
// CG_dotclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_LCDCSS_0_CG_DOTCLK_MASK 0x100
#define PMU_CLOCKGATINGON_LCDCSS_0_CG_DOTCLK_SHIFT 8 
#define PMU_CLOCKGATINGON_LCDCSS_0_CG_DOTCLK_BIT 0x1
#define PMU_CLOCKGATINGON_LCDCSS_0_CG_DOTCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_LCDCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGON_LCDCSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_LCDCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGON_LCDCSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOn_yuvcSS_0 Register
#define PMU_CLOCKGATINGON_YUVCSS_0_OFS           0x00001158
// CG_wclkdiv2_yuvc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_YUVCSS_0_CG_WCLKDIV2_YUVC_MASK 0x1
#define PMU_CLOCKGATINGON_YUVCSS_0_CG_WCLKDIV2_YUVC_SHIFT 0 
#define PMU_CLOCKGATINGON_YUVCSS_0_CG_WCLKDIV2_YUVC_BIT 0x1
#define PMU_CLOCKGATINGON_YUVCSS_0_CG_WCLKDIV2_YUVC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_YUVCSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGON_YUVCSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_YUVCSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_CLOCKGATINGON_YUVCSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_gfxSS_0 Register
#define PMU_CLOCKGATINGON_GFXSS_0_OFS            0x00001178
// CG_wclkdiv2_gfx bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_GFXSS_0_CG_WCLKDIV2_GFX_MASK 0x1
#define PMU_CLOCKGATINGON_GFXSS_0_CG_WCLKDIV2_GFX_SHIFT 0 
#define PMU_CLOCKGATINGON_GFXSS_0_CG_WCLKDIV2_GFX_BIT 0x1
#define PMU_CLOCKGATINGON_GFXSS_0_CG_WCLKDIV2_GFX_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_GFXSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_CLOCKGATINGON_GFXSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_GFXSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_CLOCKGATINGON_GFXSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_etherSS_0 Register
#define PMU_CLOCKGATINGON_ETHERSS_0_OFS          0x00001190
// CG_wclkdiv2_ether bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_ETHERSS_0_CG_WCLKDIV2_ETHER_MASK 0x1
#define PMU_CLOCKGATINGON_ETHERSS_0_CG_WCLKDIV2_ETHER_SHIFT 0 
#define PMU_CLOCKGATINGON_ETHERSS_0_CG_WCLKDIV2_ETHER_BIT 0x1
#define PMU_CLOCKGATINGON_ETHERSS_0_CG_WCLKDIV2_ETHER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_ETHERSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGON_ETHERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_ETHERSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGON_ETHERSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_emmcSS_0 Register
#define PMU_CLOCKGATINGON_EMMCSS_0_OFS           0x000011A0
// CG_wclkdiv4_emmc4sd_h bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_WCLKDIV4_EMMC4SD_H_MASK 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_WCLKDIV4_EMMC4SD_H_SHIFT 0 
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_WCLKDIV4_EMMC4SD_H_BIT 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_WCLKDIV4_EMMC4SD_H_BITWIDTH 1
// CG_wclkdiv2_emmc4sd_x bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_WCLKDIV2_EMMC4SD_X_MASK 0x2
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_WCLKDIV2_EMMC4SD_X_SHIFT 1 
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_WCLKDIV2_EMMC4SD_X_BIT 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_WCLKDIV2_EMMC4SD_X_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED_MASK 0xFFFFFFFC
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED_SHIFT 2 
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED_BIT  0x3FFFFFFF
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED_BITWIDTH 30
// ClockGatingOn_telomereSS_0 Register
#define PMU_CLOCKGATINGON_TELOMERESS_0_OFS       0x000011C0
// CG_nclkdiv2 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_NCLKDIV2_MASK 0x1
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_NCLKDIV2_SHIFT 0 
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_NCLKDIV2_BIT 0x1
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_NCLKDIV2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED_BIT 0x7
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED_BITWIDTH 3
// CG_nclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_NCLK_MASK 0x10
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_NCLK_SHIFT 4 
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_NCLK_BIT 0x1
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_NCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED2_BITWIDTH 3
// CG_wclkdiv2_telomere bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_TELOMERE_MASK 0x100
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_TELOMERE_SHIFT 8 
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_TELOMERE_BIT 0x1
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_TELOMERE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED3_MASK 0xFE00
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED3_BITWIDTH 7
// CG_wclkdiv2_emmc8sd_h bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_H_MASK 0x10000
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_H_SHIFT 16 
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_H_BIT 0x1
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_H_BITWIDTH 1
// CG_wclkdiv2_emmc8sd_x bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_X_MASK 0x20000
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_X_SHIFT 17 
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_X_BIT 0x1
#define PMU_CLOCKGATINGON_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_X_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED4_MASK 0xFFFC0000
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED4_SHIFT 18 
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED4_BIT 0x3FFF
#define PMU_CLOCKGATINGON_TELOMERESS_0_RESERVED4_BITWIDTH 14
// ClockGatingOff_westpierSS_0 Register
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_OFS      0x00001400
// CG_wclk_westpier_mpier bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER_MASK 0x1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER_SHIFT 0 
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER_BIT 0x1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED_MASK 0xFFFFFE
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED_BIT 0x7FFFFF
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED_BITWIDTH 23
// CG_wclk_westpier_fdconv bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_FDCONV_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_FDCONV_SHIFT 24 
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_FDCONV_BIT 0x1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_FDCONV_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED2_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED2_SHIFT 25 
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED2_BITWIDTH 7
// ClockGatingOff_cpuSS_0 Register
#define PMU_CLOCKGATINGOFF_CPUSS_0_OFS           0x00001410
// CG_coreclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_CORECLK_MASK 0x1
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_CORECLK_SHIFT 0 
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_CORECLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_CORECLK_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_periSS_0 Register
#define PMU_CLOCKGATINGOFF_PERISS_0_OFS          0x00001420
// CG_wclkdiv4_peri_ppier bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_PPIER_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_PPIER_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_PPIER_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_PPIER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED_BITWIDTH 7
// CG_wclkdiv2_peri_gdmac bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED2_BITWIDTH 7
// CG_wclkdiv2_mbox bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_MBOX_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_MBOX_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_MBOX_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_MBOX_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED3_MASK 0xFE0000
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED3_BITWIDTH 7
// CG_wclkdiv4_peri_timer bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_TIMER_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_TIMER_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_TIMER_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_TIMER_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED4_BITWIDTH 7
// ClockGatingOff_periSS_1 Register
#define PMU_CLOCKGATINGOFF_PERISS_1_OFS          0x00001424
// CG_wclkdiv4_peri_pwm bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_PWM_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_PWM_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_PWM_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_PWM_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED_BITWIDTH 7
// CG_wclkdiv16_peri_adc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV16_PERI_ADC_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV16_PERI_ADC_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV16_PERI_ADC_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV16_PERI_ADC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED2_BITWIDTH 7
// CG_wclkdiv4_peri_gpio0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_GPIO0_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_GPIO0_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_GPIO0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_GPIO0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED3_MASK 0xE0000
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED3_BITWIDTH 3
// CG_wclkdiv4_peri_gpio1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_GPIO1_MASK 0x100000
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_GPIO1_SHIFT 20 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_GPIO1_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_GPIO1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED4_MASK 0xE00000
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED4_SHIFT 21 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED4_BITWIDTH 3
// CG_wclkdiv4_peri_i2cp bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_I2CP_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_I2CP_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_I2CP_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_I2CP_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED5_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED5_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED5_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED5_BITWIDTH 7
// ClockGatingOff_periSS_2 Register
#define PMU_CLOCKGATINGOFF_PERISS_2_OFS          0x00001428
// CG_wclkdiv4_peri_i2si0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SI0_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SI0_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SI0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SI0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED_BITWIDTH 7
// CG_wclkdiv4_peri_i2so0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SO0_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SO0_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SO0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SO0_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED2_BITWIDTH 7
// CG_wclkdiv4_peri_i2sc0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SC0_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SC0_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SC0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV4_PERI_I2SC0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED3_MASK 0xFE0000
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED3_BITWIDTH 7
// CG_amclk_i2s bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_AMCLK_I2S_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_AMCLK_I2S_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_AMCLK_I2S_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_AMCLK_I2S_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED4_MASK 0xE000000
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED4_BITWIDTH 3
// CG_io_AMCLKO_o bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_IO_AMCLKO_O_MASK 0x10000000
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_IO_AMCLKO_O_SHIFT 28 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_IO_AMCLKO_O_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_IO_AMCLKO_O_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED5_MASK 0xE0000000
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED5_SHIFT 29 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED5_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED5_BITWIDTH 3
// ClockGatingOff_periSS_3 Register
#define PMU_CLOCKGATINGOFF_PERISS_3_OFS          0x0000142C
// CG_wclkdiv4_peri_spib0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIB0_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIB0_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIB0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIB0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED_BITWIDTH 3
// CG_spib0cclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB0CCLK_MASK 0x10
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB0CCLK_SHIFT 4 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB0CCLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB0CCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED2_BITWIDTH 3
// CG_wclkdiv4_peri_spims0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIMS0_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIMS0_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIMS0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIMS0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED3_MASK 0xFFFE00
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED3_BIT 0x7FFF
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED3_BITWIDTH 15
// CG_wclkdiv4_peri_spims1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIMS1_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIMS1_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIMS1_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV4_PERI_SPIMS1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED4_BITWIDTH 7
// ClockGatingOff_periSS_4 Register
#define PMU_CLOCKGATINGOFF_PERISS_4_OFS          0x00001430
// CG_wclkdiv4_peri_uart bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_WCLKDIV4_PERI_UART_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_WCLKDIV4_PERI_UART_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_WCLKDIV4_PERI_UART_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_WCLKDIV4_PERI_UART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED_BITWIDTH 7
// CG_uart0clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART0CLK_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART0CLK_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART0CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART0CLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED2_MASK 0xE00
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED2_BITWIDTH 3
// CG_uart1clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART1CLK_MASK 0x1000
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART1CLK_SHIFT 12 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART1CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART1CLK_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED3_MASK 0xE000
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED3_SHIFT 13 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED3_BITWIDTH 3
// CG_uart2clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART2CLK_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART2CLK_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART2CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART2CLK_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED4_MASK 0xE0000
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED4_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED4_BITWIDTH 3
// CG_uart3clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART3CLK_MASK 0x100000
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART3CLK_SHIFT 20 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART3CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART3CLK_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED5_MASK 0xFFE00000
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED5_SHIFT 21 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED5_BIT 0x7FF
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED5_BITWIDTH 11
// ClockGatingOff_dramcSS_0 Register
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_OFS         0x00001440
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED_MASK 0xFF
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED_SHIFT 0 
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED_BIT 0xFF
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED_BITWIDTH 8
// CG_wclk_dramc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLK_DRAMC_MASK 0x100
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLK_DRAMC_SHIFT 8 
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLK_DRAMC_BIT 0x1
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLK_DRAMC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED2_BITWIDTH 7
// CG_wclkdiv2_dramc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLKDIV2_DRAMC_MASK 0x10000
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLKDIV2_DRAMC_SHIFT 16 
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLKDIV2_DRAMC_BIT 0x1
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLKDIV2_DRAMC_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED3_MASK 0xFFFE0000
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED3_BIT 0x7FFF
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED3_BITWIDTH 15
// ClockGatingOff_mbootSS_0 Register
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_OFS         0x00001450
// CG_wclkdiv2_mboot bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_CG_WCLKDIV2_MBOOT_MASK 0x1
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_CG_WCLKDIV2_MBOOT_SHIFT 0 
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_CG_WCLKDIV2_MBOOT_BIT 0x1
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_CG_WCLKDIV2_MBOOT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_wconfSS_0 Register
#define PMU_CLOCKGATINGOFF_WCONFSS_0_OFS         0x00001480
// CG_wclkdiv4_wconf bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_WCONFSS_0_CG_WCLKDIV4_WCONF_MASK 0x1
#define PMU_CLOCKGATINGOFF_WCONFSS_0_CG_WCLKDIV4_WCONF_SHIFT 0 
#define PMU_CLOCKGATINGOFF_WCONFSS_0_CG_WCLKDIV4_WCONF_BIT 0x1
#define PMU_CLOCKGATINGOFF_WCONFSS_0_CG_WCLKDIV4_WCONF_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_WCONFSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_WCONFSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_WCONFSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_WCONFSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_usb2hdSS_0 Register
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_OFS        0x00001518
// CG_uclk_usb2 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_UCLK_USB2_MASK 0x1
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_UCLK_USB2_SHIFT 0 
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_UCLK_USB2_BIT 0x1
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_UCLK_USB2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED_BIT 0x7
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED_BITWIDTH 3
// CG_wclkdiv2_usb2hd_ehci bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_EHCI_MASK 0x10
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_EHCI_SHIFT 4 
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_EHCI_BIT 0x1
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_EHCI_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED2_BITWIDTH 3
// CG_wclkdiv2_usb2hd_ohci bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_OHCI_MASK 0x100
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_OHCI_SHIFT 8 
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_OHCI_BIT 0x1
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_OHCI_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED3_MASK 0xE00
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED3_BITWIDTH 3
// CG_wclkdiv2_usb2hd_h bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_H_MASK 0x1000
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_H_SHIFT 12 
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_H_BIT 0x1
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_CG_WCLKDIV2_USB2HD_H_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED4_MASK 0xFFFFE000
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED4_SHIFT 13 
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED4_BIT 0x7FFFF
#define PMU_CLOCKGATINGOFF_USB2HDSS_0_RESERVED4_BITWIDTH 19
// ClockGatingOff_lcdcSS_0 Register
#define PMU_CLOCKGATINGOFF_LCDCSS_0_OFS          0x00001528
// CG_wclkdiv2_lcdc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_LCDCSS_0_CG_WCLKDIV2_LCDC_MASK 0x1
#define PMU_CLOCKGATINGOFF_LCDCSS_0_CG_WCLKDIV2_LCDC_SHIFT 0 
#define PMU_CLOCKGATINGOFF_LCDCSS_0_CG_WCLKDIV2_LCDC_BIT 0x1
#define PMU_CLOCKGATINGOFF_LCDCSS_0_CG_WCLKDIV2_LCDC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_LCDCSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_LCDCSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_LCDCSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_LCDCSS_0_RESERVED_BITWIDTH 7
// CG_dotclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_LCDCSS_0_CG_DOTCLK_MASK 0x100
#define PMU_CLOCKGATINGOFF_LCDCSS_0_CG_DOTCLK_SHIFT 8 
#define PMU_CLOCKGATINGOFF_LCDCSS_0_CG_DOTCLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_LCDCSS_0_CG_DOTCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_LCDCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGOFF_LCDCSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_LCDCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGOFF_LCDCSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOff_yuvcSS_0 Register
#define PMU_CLOCKGATINGOFF_YUVCSS_0_OFS          0x00001558
// CG_wclkdiv2_yuvc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_YUVCSS_0_CG_WCLKDIV2_YUVC_MASK 0x1
#define PMU_CLOCKGATINGOFF_YUVCSS_0_CG_WCLKDIV2_YUVC_SHIFT 0 
#define PMU_CLOCKGATINGOFF_YUVCSS_0_CG_WCLKDIV2_YUVC_BIT 0x1
#define PMU_CLOCKGATINGOFF_YUVCSS_0_CG_WCLKDIV2_YUVC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_YUVCSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_YUVCSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_YUVCSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_YUVCSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_gfxSS_0 Register
#define PMU_CLOCKGATINGOFF_GFXSS_0_OFS           0x00001578
// CG_wclkdiv2_gfx bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_GFXSS_0_CG_WCLKDIV2_GFX_MASK 0x1
#define PMU_CLOCKGATINGOFF_GFXSS_0_CG_WCLKDIV2_GFX_SHIFT 0 
#define PMU_CLOCKGATINGOFF_GFXSS_0_CG_WCLKDIV2_GFX_BIT 0x1
#define PMU_CLOCKGATINGOFF_GFXSS_0_CG_WCLKDIV2_GFX_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_GFXSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_GFXSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_GFXSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_GFXSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_etherSS_0 Register
#define PMU_CLOCKGATINGOFF_ETHERSS_0_OFS         0x00001590
// CG_wclkdiv2_ether bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_ETHERSS_0_CG_WCLKDIV2_ETHER_MASK 0x1
#define PMU_CLOCKGATINGOFF_ETHERSS_0_CG_WCLKDIV2_ETHER_SHIFT 0 
#define PMU_CLOCKGATINGOFF_ETHERSS_0_CG_WCLKDIV2_ETHER_BIT 0x1
#define PMU_CLOCKGATINGOFF_ETHERSS_0_CG_WCLKDIV2_ETHER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_ETHERSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_ETHERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_ETHERSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_ETHERSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_emmcSS_0 Register
#define PMU_CLOCKGATINGOFF_EMMCSS_0_OFS          0x000015A0
// CG_wclkdiv4_emmc4sd_h bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_WCLKDIV4_EMMC4SD_H_MASK 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_WCLKDIV4_EMMC4SD_H_SHIFT 0 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_WCLKDIV4_EMMC4SD_H_BIT 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_WCLKDIV4_EMMC4SD_H_BITWIDTH 1
// CG_wclkdiv2_emmc4sd_x bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_WCLKDIV2_EMMC4SD_X_MASK 0x2
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_WCLKDIV2_EMMC4SD_X_SHIFT 1 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_WCLKDIV2_EMMC4SD_X_BIT 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_WCLKDIV2_EMMC4SD_X_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED_MASK 0xFFFFFFFC
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED_SHIFT 2 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED_BIT 0x3FFFFFFF
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED_BITWIDTH 30
// ClockGatingOff_telomereSS_0 Register
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_OFS      0x000015C0
// CG_nclkdiv2 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_NCLKDIV2_MASK 0x1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_NCLKDIV2_SHIFT 0 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_NCLKDIV2_BIT 0x1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_NCLKDIV2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED_BIT 0x7
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED_BITWIDTH 3
// CG_nclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_NCLK_MASK 0x10
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_NCLK_SHIFT 4 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_NCLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_NCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED2_BITWIDTH 3
// CG_wclkdiv2_telomere bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_TELOMERE_MASK 0x100
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_TELOMERE_SHIFT 8 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_TELOMERE_BIT 0x1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_TELOMERE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED3_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED3_BITWIDTH 7
// CG_wclkdiv2_emmc8sd_h bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_H_MASK 0x10000
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_H_SHIFT 16 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_H_BIT 0x1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_H_BITWIDTH 1
// CG_wclkdiv2_emmc8sd_x bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_X_MASK 0x20000
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_X_SHIFT 17 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_X_BIT 0x1
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_CG_WCLKDIV2_EMMC8SD_X_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED4_MASK 0xFFFC0000
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED4_SHIFT 18 
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED4_BIT 0x3FFF
#define PMU_CLOCKGATINGOFF_TELOMERESS_0_RESERVED4_BITWIDTH 14
// SoftResetOn_westpierSS_0 Register
#define PMU_SOFTRESETON_WESTPIERSS_0_OFS         0x00001800
// SRST_mixedwrst_westpier_mpier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER_N_MASK 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER_N_SHIFT 0 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED_MASK 0xFFFFFE
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED_BIT 0x7FFFFF
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED_BITWIDTH 23
// SRST_mixedwrst_westpier_fdconv_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_FDCONV_N_MASK 0x1000000
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_FDCONV_N_SHIFT 24 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_FDCONV_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_FDCONV_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED2_MASK 0xFE000000
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED2_SHIFT 25 
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED2_BIT 0x7F
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED2_BITWIDTH 7
// SoftResetOn_cpuSS_0 Register
#define PMU_SOFTRESETON_CPUSS_0_OFS              0x00001810
// SRST_asynccorerst_smpgn_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_MASK 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_SHIFT 0 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED_MASK    0x3FE
#define PMU_SOFTRESETON_CPUSS_0_RESERVED_SHIFT   1 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED_BIT     0x1FF
#define PMU_SOFTRESETON_CPUSS_0_RESERVED_BITWIDTH 9
// SRST_asynccorerst_scu_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SCU_N_MASK 0x400
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SCU_N_SHIFT 10 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SCU_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SCU_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED2_MASK   0x800
#define PMU_SOFTRESETON_CPUSS_0_RESERVED2_SHIFT  11 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED2_BIT    0x1
#define PMU_SOFTRESETON_CPUSS_0_RESERVED2_BITWIDTH 1
// SRST_asynccorerst_wd0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD0_N_MASK 0x1000
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD0_N_SHIFT 12 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD0_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED3_MASK   0xFE000
#define PMU_SOFTRESETON_CPUSS_0_RESERVED3_SHIFT  13 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED3_BIT    0x7F
#define PMU_SOFTRESETON_CPUSS_0_RESERVED3_BITWIDTH 7
// SRST_asynccorerst_cpu0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_MASK 0x100000
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_SHIFT 20 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED4_MASK   0xFFE00000
#define PMU_SOFTRESETON_CPUSS_0_RESERVED4_SHIFT  21 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED4_BIT    0x7FF
#define PMU_SOFTRESETON_CPUSS_0_RESERVED4_BITWIDTH 11
// SoftResetOn_cpuSS_1 Register
#define PMU_SOFTRESETON_CPUSS_1_OFS              0x00001814
// SRST_asynccorerst_coresight_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_MASK 0x1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_SHIFT 0 
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_1_RESERVED_MASK    0xFE
#define PMU_SOFTRESETON_CPUSS_1_RESERVED_SHIFT   1 
#define PMU_SOFTRESETON_CPUSS_1_RESERVED_BIT     0x7F
#define PMU_SOFTRESETON_CPUSS_1_RESERVED_BITWIDTH 7
// SRST_asynccorerst_dbg0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_MASK 0x100
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_SHIFT 8 
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_1_RESERVED2_MASK   0xFFFFFE00
#define PMU_SOFTRESETON_CPUSS_1_RESERVED2_SHIFT  9 
#define PMU_SOFTRESETON_CPUSS_1_RESERVED2_BIT    0x7FFFFF
#define PMU_SOFTRESETON_CPUSS_1_RESERVED2_BITWIDTH 23
// SoftResetOn_periSS_0 Register
#define PMU_SOFTRESETON_PERISS_0_OFS             0x00001820
// SRST_mixedwrstdiv4_peri_ppier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_PERISS_0_SRST_MIXEDWRSTDIV4_PERI_PPIER_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_MIXEDWRSTDIV4_PERI_PPIER_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_0_SRST_MIXEDWRSTDIV4_PERI_PPIER_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_MIXEDWRSTDIV4_PERI_PPIER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_0_RESERVED_MASK   0xFE
#define PMU_SOFTRESETON_PERISS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_0_RESERVED_BIT    0x7F
#define PMU_SOFTRESETON_PERISS_0_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv2_peri_gdmac_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_0_RESERVED2_MASK  0xFE00
#define PMU_SOFTRESETON_PERISS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_0_RESERVED2_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_0_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv2_mbox_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_0_RESERVED3_MASK  0xFE0000
#define PMU_SOFTRESETON_PERISS_0_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_0_RESERVED3_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_0_RESERVED3_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_timer_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_MASK 0x1000000
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_SHIFT 24 
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_0_RESERVED4_MASK  0xFE000000
#define PMU_SOFTRESETON_PERISS_0_RESERVED4_SHIFT 25 
#define PMU_SOFTRESETON_PERISS_0_RESERVED4_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_0_RESERVED4_BITWIDTH 7
// SoftResetOn_periSS_1 Register
#define PMU_SOFTRESETON_PERISS_1_OFS             0x00001824
// SRST_asyncwrstdiv4_peri_pwm_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_PWM_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_PWM_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_PWM_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_PWM_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED_MASK   0xFE
#define PMU_SOFTRESETON_PERISS_1_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_1_RESERVED_BIT    0x7F
#define PMU_SOFTRESETON_PERISS_1_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv16_peri_adc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV16_PERI_ADC_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV16_PERI_ADC_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV16_PERI_ADC_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV16_PERI_ADC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED2_MASK  0xFE00
#define PMU_SOFTRESETON_PERISS_1_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_1_RESERVED2_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_1_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_gpio0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO0_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO0_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED3_MASK  0xE0000
#define PMU_SOFTRESETON_PERISS_1_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_1_RESERVED3_BIT   0x7
#define PMU_SOFTRESETON_PERISS_1_RESERVED3_BITWIDTH 3
// SRST_asyncwrstdiv4_peri_gpio1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO1_N_MASK 0x100000
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO1_N_SHIFT 20 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO1_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED4_MASK  0xE00000
#define PMU_SOFTRESETON_PERISS_1_RESERVED4_SHIFT 21 
#define PMU_SOFTRESETON_PERISS_1_RESERVED4_BIT   0x7
#define PMU_SOFTRESETON_PERISS_1_RESERVED4_BITWIDTH 3
// SRST_asyncwrstdiv4_peri_i2cp_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_I2CP_N_MASK 0x1000000
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_I2CP_N_SHIFT 24 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_I2CP_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_I2CP_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED5_MASK  0xFE000000
#define PMU_SOFTRESETON_PERISS_1_RESERVED5_SHIFT 25 
#define PMU_SOFTRESETON_PERISS_1_RESERVED5_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_1_RESERVED5_BITWIDTH 7
// SoftResetOn_periSS_2 Register
#define PMU_SOFTRESETON_PERISS_2_OFS             0x00001828
// SRST_asyncwrstdiv4_peri_i2si0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SI0_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SI0_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SI0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SI0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_2_RESERVED_MASK   0xFE
#define PMU_SOFTRESETON_PERISS_2_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_2_RESERVED_BIT    0x7F
#define PMU_SOFTRESETON_PERISS_2_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_i2so0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SO0_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SO0_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SO0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SO0_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_2_RESERVED2_MASK  0xFE00
#define PMU_SOFTRESETON_PERISS_2_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_2_RESERVED2_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_2_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_i2sc0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SC0_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SC0_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SC0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SC0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_2_RESERVED3_MASK  0xFFFE0000
#define PMU_SOFTRESETON_PERISS_2_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_2_RESERVED3_BIT   0x7FFF
#define PMU_SOFTRESETON_PERISS_2_RESERVED3_BITWIDTH 15
// SoftResetOn_periSS_3 Register
#define PMU_SOFTRESETON_PERISS_3_OFS             0x0000182C
// SRST_wrstdiv4_peri_spib0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV4_PERI_SPIB0_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV4_PERI_SPIB0_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV4_PERI_SPIB0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV4_PERI_SPIB0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED_MASK   0xE
#define PMU_SOFTRESETON_PERISS_3_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_3_RESERVED_BIT    0x7
#define PMU_SOFTRESETON_PERISS_3_RESERVED_BITWIDTH 3
// SRST_spib0crst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB0CRST_N_MASK 0x10
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB0CRST_N_SHIFT 4 
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB0CRST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB0CRST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED2_MASK  0xE0
#define PMU_SOFTRESETON_PERISS_3_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETON_PERISS_3_RESERVED2_BIT   0x7
#define PMU_SOFTRESETON_PERISS_3_RESERVED2_BITWIDTH 3
// SRST_asyncwrstdiv4_peri_spims0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS0_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS0_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED3_MASK  0xFFFE00
#define PMU_SOFTRESETON_PERISS_3_RESERVED3_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_3_RESERVED3_BIT   0x7FFF
#define PMU_SOFTRESETON_PERISS_3_RESERVED3_BITWIDTH 15
// SRST_asyncwrstdiv4_peri_spims1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS1_N_MASK 0x1000000
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS1_N_SHIFT 24 
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS1_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED4_MASK  0xFE000000
#define PMU_SOFTRESETON_PERISS_3_RESERVED4_SHIFT 25 
#define PMU_SOFTRESETON_PERISS_3_RESERVED4_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_3_RESERVED4_BITWIDTH 7
// SoftResetOn_periSS_4 Register
#define PMU_SOFTRESETON_PERISS_4_OFS             0x00001830
// SRST_asyncwrstdiv4_peri_uart_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED_MASK   0xFE
#define PMU_SOFTRESETON_PERISS_4_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_4_RESERVED_BIT    0x7F
#define PMU_SOFTRESETON_PERISS_4_RESERVED_BITWIDTH 7
// SRST_asyncuart0rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART0RST_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART0RST_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART0RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART0RST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED2_MASK  0xE00
#define PMU_SOFTRESETON_PERISS_4_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_4_RESERVED2_BIT   0x7
#define PMU_SOFTRESETON_PERISS_4_RESERVED2_BITWIDTH 3
// SRST_asyncuart1rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART1RST_N_MASK 0x1000
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART1RST_N_SHIFT 12 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART1RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART1RST_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED3_MASK  0xE000
#define PMU_SOFTRESETON_PERISS_4_RESERVED3_SHIFT 13 
#define PMU_SOFTRESETON_PERISS_4_RESERVED3_BIT   0x7
#define PMU_SOFTRESETON_PERISS_4_RESERVED3_BITWIDTH 3
// SRST_asyncuart2rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART2RST_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART2RST_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART2RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART2RST_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED4_MASK  0xE0000
#define PMU_SOFTRESETON_PERISS_4_RESERVED4_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_4_RESERVED4_BIT   0x7
#define PMU_SOFTRESETON_PERISS_4_RESERVED4_BITWIDTH 3
// SRST_asyncuart3rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART3RST_N_MASK 0x100000
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART3RST_N_SHIFT 20 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART3RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART3RST_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED5_MASK  0xFFE00000
#define PMU_SOFTRESETON_PERISS_4_RESERVED5_SHIFT 21 
#define PMU_SOFTRESETON_PERISS_4_RESERVED5_BIT   0x7FF
#define PMU_SOFTRESETON_PERISS_4_RESERVED5_BITWIDTH 11
// SoftResetOn_dramcSS_0 Register
#define PMU_SOFTRESETON_DRAMCSS_0_OFS            0x00001840
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED_MASK  0xFF
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED_SHIFT 0 
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED_BIT   0xFF
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED_BITWIDTH 8
// SRST_mixedwrstdiv2_dramc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_DRAMCSS_0_SRST_MIXEDWRSTDIV2_DRAMC_N_MASK 0x100
#define PMU_SOFTRESETON_DRAMCSS_0_SRST_MIXEDWRSTDIV2_DRAMC_N_SHIFT 8 
#define PMU_SOFTRESETON_DRAMCSS_0_SRST_MIXEDWRSTDIV2_DRAMC_N_BIT 0x1
#define PMU_SOFTRESETON_DRAMCSS_0_SRST_MIXEDWRSTDIV2_DRAMC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED2_BIT  0x7FFFFF
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED2_BITWIDTH 23
// SoftResetOn_mbootSS_0 Register
#define PMU_SOFTRESETON_MBOOTSS_0_OFS            0x00001850
// SRST_asyncwrstdiv2_mboot_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_MASK 0x1
#define PMU_SOFTRESETON_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_SHIFT 0 
#define PMU_SOFTRESETON_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_BIT 0x1
#define PMU_SOFTRESETON_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_MBOOTSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_SOFTRESETON_MBOOTSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_MBOOTSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_SOFTRESETON_MBOOTSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_wconfSS_0 Register
#define PMU_SOFTRESETON_WCONFSS_0_OFS            0x00001880
// SRST_asyncwrstdiv4_wconf_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_WCONFSS_0_SRST_ASYNCWRSTDIV4_WCONF_N_MASK 0x1
#define PMU_SOFTRESETON_WCONFSS_0_SRST_ASYNCWRSTDIV4_WCONF_N_SHIFT 0 
#define PMU_SOFTRESETON_WCONFSS_0_SRST_ASYNCWRSTDIV4_WCONF_N_BIT 0x1
#define PMU_SOFTRESETON_WCONFSS_0_SRST_ASYNCWRSTDIV4_WCONF_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_WCONFSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_SOFTRESETON_WCONFSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_WCONFSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_SOFTRESETON_WCONFSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_usb2hdSS_0 Register
#define PMU_SOFTRESETON_USB2HDSS_0_OFS           0x00001918
// SRST_asyncurst_usb2_por_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_POR_N_MASK 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_POR_N_SHIFT 0 
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_POR_N_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_POR_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED_MASK 0xE
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED_BIT  0x7
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED_BITWIDTH 3
// SRST_asyncwrstdiv2_usb2hd_ehci_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_EHCI_N_MASK 0x10
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_EHCI_N_SHIFT 4 
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_EHCI_N_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_EHCI_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED2_MASK 0xE0
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED2_BIT 0x7
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED2_BITWIDTH 3
// SRST_asyncwrstdiv2_usb2hd_ohci_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_OHCI_N_MASK 0x100
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_OHCI_N_SHIFT 8 
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_OHCI_N_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_OHCI_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED3_MASK 0x200
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED3_SHIFT 9 
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED3_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED3_BITWIDTH 1
// SRST_asyncurst_usb2_uhc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_UHC_N_MASK 0x400
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_UHC_N_SHIFT 10 
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_UHC_N_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_UHC_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED4_MASK 0x800
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED4_SHIFT 11 
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED4_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED4_BITWIDTH 1
// SRST_asyncwrstdiv2_usb2hd_h_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_H_N_MASK 0x1000
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_H_N_SHIFT 12 
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_H_N_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_H_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED5_MASK 0x2000
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED5_SHIFT 13 
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED5_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED5_BITWIDTH 1
// SRST_asyncurst_usb2_udc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_UDC_N_MASK 0x4000
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_UDC_N_SHIFT 14 
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_UDC_N_BIT 0x1
#define PMU_SOFTRESETON_USB2HDSS_0_SRST_ASYNCURST_USB2_UDC_N_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED6_MASK 0xFFFF8000
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED6_SHIFT 15 
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED6_BIT 0x1FFFF
#define PMU_SOFTRESETON_USB2HDSS_0_RESERVED6_BITWIDTH 17
// SoftResetOn_lcdcSS_0 Register
#define PMU_SOFTRESETON_LCDCSS_0_OFS             0x00001928
// SRST_asyncwrstdiv2_lcdc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_LCDCSS_0_SRST_ASYNCWRSTDIV2_LCDC_N_MASK 0x1
#define PMU_SOFTRESETON_LCDCSS_0_SRST_ASYNCWRSTDIV2_LCDC_N_SHIFT 0 
#define PMU_SOFTRESETON_LCDCSS_0_SRST_ASYNCWRSTDIV2_LCDC_N_BIT 0x1
#define PMU_SOFTRESETON_LCDCSS_0_SRST_ASYNCWRSTDIV2_LCDC_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_LCDCSS_0_RESERVED_MASK   0xFFFFFFFE
#define PMU_SOFTRESETON_LCDCSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_LCDCSS_0_RESERVED_BIT    0x7FFFFFFF
#define PMU_SOFTRESETON_LCDCSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_yuvcSS_0 Register
#define PMU_SOFTRESETON_YUVCSS_0_OFS             0x00001958
// SRST_wrstdiv2_yuvc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_YUVCSS_0_SRST_WRSTDIV2_YUVC_N_MASK 0x1
#define PMU_SOFTRESETON_YUVCSS_0_SRST_WRSTDIV2_YUVC_N_SHIFT 0 
#define PMU_SOFTRESETON_YUVCSS_0_SRST_WRSTDIV2_YUVC_N_BIT 0x1
#define PMU_SOFTRESETON_YUVCSS_0_SRST_WRSTDIV2_YUVC_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_YUVCSS_0_RESERVED_MASK   0xFFFFFFFE
#define PMU_SOFTRESETON_YUVCSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_YUVCSS_0_RESERVED_BIT    0x7FFFFFFF
#define PMU_SOFTRESETON_YUVCSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_gfxSS_0 Register
#define PMU_SOFTRESETON_GFXSS_0_OFS              0x00001978
// SRST_asyncwrstdiv2_gfx_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_GFXSS_0_SRST_ASYNCWRSTDIV2_GFX_N_MASK 0x1
#define PMU_SOFTRESETON_GFXSS_0_SRST_ASYNCWRSTDIV2_GFX_N_SHIFT 0 
#define PMU_SOFTRESETON_GFXSS_0_SRST_ASYNCWRSTDIV2_GFX_N_BIT 0x1
#define PMU_SOFTRESETON_GFXSS_0_SRST_ASYNCWRSTDIV2_GFX_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_GFXSS_0_RESERVED_MASK    0xFFFFFFFE
#define PMU_SOFTRESETON_GFXSS_0_RESERVED_SHIFT   1 
#define PMU_SOFTRESETON_GFXSS_0_RESERVED_BIT     0x7FFFFFFF
#define PMU_SOFTRESETON_GFXSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_etherSS_0 Register
#define PMU_SOFTRESETON_ETHERSS_0_OFS            0x00001990
// SRST_wrstdiv2_ether_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_WRSTDIV2_ETHER_N_MASK 0x1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_WRSTDIV2_ETHER_N_SHIFT 0 
#define PMU_SOFTRESETON_ETHERSS_0_SRST_WRSTDIV2_ETHER_N_BIT 0x1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_WRSTDIV2_ETHER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED_MASK  0xE
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED_BIT   0x7
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED_BITWIDTH 3
// SRST_asyncwrstdiv2_ether_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ASYNCWRSTDIV2_ETHER_N_MASK 0x10
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ASYNCWRSTDIV2_ETHER_N_SHIFT 4 
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ASYNCWRSTDIV2_ETHER_N_BIT 0x1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ASYNCWRSTDIV2_ETHER_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED2_MASK 0xFFFFFFE0
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED2_BIT  0x7FFFFFF
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED2_BITWIDTH 27
// SoftResetOn_emmcSS_0 Register
#define PMU_SOFTRESETON_EMMCSS_0_OFS             0x000019A0
// SRST_mixedwrstdiv4_emmc4sd_h_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_MIXEDWRSTDIV4_EMMC4SD_H_N_MASK 0x1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_MIXEDWRSTDIV4_EMMC4SD_H_N_SHIFT 0 
#define PMU_SOFTRESETON_EMMCSS_0_SRST_MIXEDWRSTDIV4_EMMC4SD_H_N_BIT 0x1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_MIXEDWRSTDIV4_EMMC4SD_H_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED_MASK   0xFFFFFFFE
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED_BIT    0x7FFFFFFF
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_telomereSS_0 Register
#define PMU_SOFTRESETON_TELOMERESS_0_OFS         0x000019C0
// SRST_asyncnrstdiv2_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCNRSTDIV2_N_MASK 0x1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCNRSTDIV2_N_SHIFT 0 
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCNRSTDIV2_N_BIT 0x1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCNRSTDIV2_N_BITWIDTH 1
// SRST_nrstdiv2_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_NRSTDIV2_N_MASK 0x2
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_NRSTDIV2_N_SHIFT 1 
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_NRSTDIV2_N_BIT 0x1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_NRSTDIV2_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED_MASK 0xFC
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED_SHIFT 2 
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED_BIT 0x3F
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED_BITWIDTH 6
// SRST_asyncwrstdiv2_telomere_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCWRSTDIV2_TELOMERE_N_MASK 0x100
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCWRSTDIV2_TELOMERE_N_SHIFT 8 
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCWRSTDIV2_TELOMERE_N_BIT 0x1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCWRSTDIV2_TELOMERE_N_BITWIDTH 1
// SRST_mixedwrstdiv2_telomere_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_MIXEDWRSTDIV2_TELOMERE_N_MASK 0x200
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_MIXEDWRSTDIV2_TELOMERE_N_SHIFT 9 
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_MIXEDWRSTDIV2_TELOMERE_N_BIT 0x1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_MIXEDWRSTDIV2_TELOMERE_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED2_MASK 0xFC00
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED2_SHIFT 10 
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED2_BIT 0x3F
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED2_BITWIDTH 6
// SRST_mixedwrstdiv2_emmc8sd_h_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_MIXEDWRSTDIV2_EMMC8SD_H_N_MASK 0x10000
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_MIXEDWRSTDIV2_EMMC8SD_H_N_SHIFT 16 
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_MIXEDWRSTDIV2_EMMC8SD_H_N_BIT 0x1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_MIXEDWRSTDIV2_EMMC8SD_H_N_BITWIDTH 1
// SRST_asyncwrstdiv2_emmc8sd_x_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCWRSTDIV2_EMMC8SD_X_N_MASK 0x20000
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCWRSTDIV2_EMMC8SD_X_N_SHIFT 17 
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCWRSTDIV2_EMMC8SD_X_N_BIT 0x1
#define PMU_SOFTRESETON_TELOMERESS_0_SRST_ASYNCWRSTDIV2_EMMC8SD_X_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED3_MASK 0xFFFC0000
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED3_SHIFT 18 
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED3_BIT 0x3FFF
#define PMU_SOFTRESETON_TELOMERESS_0_RESERVED3_BITWIDTH 14
// SoftResetOff_westpierSS_0 Register
#define PMU_SOFTRESETOFF_WESTPIERSS_0_OFS        0x00001C00
// SRST_mixedwrst_westpier_mpier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER_N_MASK 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER_N_SHIFT 0 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED_MASK 0xFFFFFE
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED_BIT 0x7FFFFF
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED_BITWIDTH 23
// SRST_mixedwrst_westpier_fdconv_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_FDCONV_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_FDCONV_N_SHIFT 24 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_FDCONV_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_FDCONV_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED2_MASK 0xFE000000
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED2_SHIFT 25 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED2_BIT 0x7F
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED2_BITWIDTH 7
// SoftResetOff_cpuSS_0 Register
#define PMU_SOFTRESETOFF_CPUSS_0_OFS             0x00001C10
// SRST_asynccorerst_smpgn_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_MASK 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_SHIFT 0 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED_MASK   0x3FE
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED_BIT    0x1FF
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED_BITWIDTH 9
// SRST_asynccorerst_scu_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SCU_N_MASK 0x400
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SCU_N_SHIFT 10 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SCU_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SCU_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED2_MASK  0x800
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED2_SHIFT 11 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED2_BIT   0x1
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED2_BITWIDTH 1
// SRST_asynccorerst_wd0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD0_N_MASK 0x1000
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD0_N_SHIFT 12 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD0_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED3_MASK  0xFE000
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED3_SHIFT 13 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED3_BIT   0x7F
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED3_BITWIDTH 7
// SRST_asynccorerst_cpu0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_MASK 0x100000
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_SHIFT 20 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED4_MASK  0xFFE00000
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED4_SHIFT 21 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED4_BIT   0x7FF
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED4_BITWIDTH 11
// SoftResetOff_cpuSS_1 Register
#define PMU_SOFTRESETOFF_CPUSS_1_OFS             0x00001C14
// SRST_asynccorerst_coresight_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_MASK 0x1
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_SHIFT 0 
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED_MASK   0xFE
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED_SHIFT  1 
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED_BIT    0x7F
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED_BITWIDTH 7
// SRST_asynccorerst_dbg0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_MASK 0x100
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_SHIFT 8 
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED2_MASK  0xFFFFFE00
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED2_BIT   0x7FFFFF
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED2_BITWIDTH 23
// SoftResetOff_periSS_0 Register
#define PMU_SOFTRESETOFF_PERISS_0_OFS            0x00001C20
// SRST_mixedwrstdiv4_peri_ppier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_MIXEDWRSTDIV4_PERI_PPIER_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_MIXEDWRSTDIV4_PERI_PPIER_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_0_SRST_MIXEDWRSTDIV4_PERI_PPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_MIXEDWRSTDIV4_PERI_PPIER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED_MASK  0xFE
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED_BIT   0x7F
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv2_peri_gdmac_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED2_MASK 0xFE00
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED2_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv2_mbox_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED3_MASK 0xFE0000
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED3_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED3_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_timer_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_SHIFT 24 
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED4_MASK 0xFE000000
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED4_SHIFT 25 
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED4_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED4_BITWIDTH 7
// SoftResetOff_periSS_1 Register
#define PMU_SOFTRESETOFF_PERISS_1_OFS            0x00001C24
// SRST_asyncwrstdiv4_peri_pwm_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_PWM_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_PWM_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_PWM_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_PWM_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED_MASK  0xFE
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED_BIT   0x7F
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv16_peri_adc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV16_PERI_ADC_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV16_PERI_ADC_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV16_PERI_ADC_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV16_PERI_ADC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED2_MASK 0xFE00
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED2_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_gpio0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO0_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO0_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED3_MASK 0xE0000
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED3_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED3_BITWIDTH 3
// SRST_asyncwrstdiv4_peri_gpio1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO1_N_MASK 0x100000
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO1_N_SHIFT 20 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO1_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_PERI_GPIO1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED4_MASK 0xE00000
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED4_SHIFT 21 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED4_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED4_BITWIDTH 3
// SRST_asyncwrstdiv4_i2cp_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_SHIFT 24 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED5_MASK 0xFE000000
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED5_SHIFT 25 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED5_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED5_BITWIDTH 7
// SoftResetOff_periSS_2 Register
#define PMU_SOFTRESETOFF_PERISS_2_OFS            0x00001C28
// SRST_asyncwrstdiv4_peri_i2si0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SI0_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SI0_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SI0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SI0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED_MASK  0xFE
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED_BIT   0x7F
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_i2so0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SO0_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SO0_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SO0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SO0_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED2_MASK 0xFE00
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED2_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_i2sc0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SC0_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SC0_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SC0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV4_PERI_I2SC0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED3_MASK 0xFFFE0000
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED3_BIT  0x7FFF
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED3_BITWIDTH 15
// SoftResetOff_periSS_3 Register
#define PMU_SOFTRESETOFF_PERISS_3_OFS            0x00001C2C
// SRST_wrstdiv4_peri_spib0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV4_PERI_SPIB0_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV4_PERI_SPIB0_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV4_PERI_SPIB0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV4_PERI_SPIB0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED_MASK  0xE
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED_BIT   0x7
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED_BITWIDTH 3
// SRST_spib0crst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB0CRST_N_MASK 0x10
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB0CRST_N_SHIFT 4 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB0CRST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB0CRST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED2_MASK 0xE0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED2_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED2_BITWIDTH 3
// SRST_asyncwrstdiv4_peri_spims0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS0_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS0_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED3_MASK 0xFFFE00
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED3_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED3_BIT  0x7FFF
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED3_BITWIDTH 15
// SRST_asyncwrstdiv4_peri_spims1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS1_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS1_N_SHIFT 24 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS1_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV4_PERI_SPIMS1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED4_MASK 0xFE000000
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED4_SHIFT 25 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED4_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED4_BITWIDTH 7
// SoftResetOff_periSS_4 Register
#define PMU_SOFTRESETOFF_PERISS_4_OFS            0x00001C30
// SRST_asyncwrstdiv4_peri_uart_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED_MASK  0xFE
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED_BIT   0x7F
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED_BITWIDTH 7
// SRST_asyncuart0rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART0RST_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART0RST_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART0RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART0RST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED2_MASK 0xE00
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED2_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED2_BITWIDTH 3
// SRST_asyncuart1rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART1RST_N_MASK 0x1000
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART1RST_N_SHIFT 12 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART1RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART1RST_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED3_MASK 0xE000
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED3_SHIFT 13 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED3_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED3_BITWIDTH 3
// SRST_asyncuart2rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART2RST_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART2RST_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART2RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART2RST_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED4_MASK 0xE0000
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED4_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED4_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED4_BITWIDTH 3
// SRST_asyncuart3rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART3RST_N_MASK 0x100000
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART3RST_N_SHIFT 20 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART3RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART3RST_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED5_MASK 0xFFE00000
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED5_SHIFT 21 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED5_BIT  0x7FF
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED5_BITWIDTH 11
// SoftResetOff_dramcSS_0 Register
#define PMU_SOFTRESETOFF_DRAMCSS_0_OFS           0x00001C40
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED_MASK 0xFF
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED_SHIFT 0 
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED_BIT  0xFF
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED_BITWIDTH 8
// SRST_mixedwrstdiv2_dramc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_DRAMCSS_0_SRST_MIXEDWRSTDIV2_DRAMC_N_MASK 0x100
#define PMU_SOFTRESETOFF_DRAMCSS_0_SRST_MIXEDWRSTDIV2_DRAMC_N_SHIFT 8 
#define PMU_SOFTRESETOFF_DRAMCSS_0_SRST_MIXEDWRSTDIV2_DRAMC_N_BIT 0x1
#define PMU_SOFTRESETOFF_DRAMCSS_0_SRST_MIXEDWRSTDIV2_DRAMC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED2_BITWIDTH 23
// SoftResetOff_mbootSS_0 Register
#define PMU_SOFTRESETOFF_MBOOTSS_0_OFS           0x00001C50
// SRST_asyncwrstdiv2_mboot_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_MASK 0x1
#define PMU_SOFTRESETOFF_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_SHIFT 0 
#define PMU_SOFTRESETOFF_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_BIT 0x1
#define PMU_SOFTRESETOFF_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_MBOOTSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_SOFTRESETOFF_MBOOTSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_MBOOTSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_SOFTRESETOFF_MBOOTSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_wconfSS_0 Register
#define PMU_SOFTRESETOFF_WCONFSS_0_OFS           0x00001C80
// SRST_asyncwrstdiv4_wconf_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_WCONFSS_0_SRST_ASYNCWRSTDIV4_WCONF_N_MASK 0x1
#define PMU_SOFTRESETOFF_WCONFSS_0_SRST_ASYNCWRSTDIV4_WCONF_N_SHIFT 0 
#define PMU_SOFTRESETOFF_WCONFSS_0_SRST_ASYNCWRSTDIV4_WCONF_N_BIT 0x1
#define PMU_SOFTRESETOFF_WCONFSS_0_SRST_ASYNCWRSTDIV4_WCONF_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_WCONFSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_SOFTRESETOFF_WCONFSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_WCONFSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_SOFTRESETOFF_WCONFSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_usb2hdSS_0 Register
#define PMU_SOFTRESETOFF_USB2HDSS_0_OFS          0x00001D18
// SRST_asyncurst_usb2_por_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_POR_N_MASK 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_POR_N_SHIFT 0 
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_POR_N_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_POR_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED_MASK 0xE
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED_BIT 0x7
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED_BITWIDTH 3
// SRST_asyncwrstdiv2_usb2hd_ehci_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_EHCI_N_MASK 0x10
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_EHCI_N_SHIFT 4 
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_EHCI_N_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_EHCI_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED2_MASK 0xE0
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED2_BIT 0x7
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED2_BITWIDTH 3
// SRST_asyncwrstdiv2_usb2hd_ohci_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_OHCI_N_MASK 0x100
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_OHCI_N_SHIFT 8 
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_OHCI_N_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_OHCI_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED3_MASK 0x200
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED3_SHIFT 9 
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED3_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED3_BITWIDTH 1
// SRST_asyncurst_usb2_uhc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_UHC_N_MASK 0x400
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_UHC_N_SHIFT 10 
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_UHC_N_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_UHC_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED4_MASK 0x800
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED4_SHIFT 11 
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED4_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED4_BITWIDTH 1
// SRST_asyncwrstdiv2_usb2hd_h_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_H_N_MASK 0x1000
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_H_N_SHIFT 12 
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_H_N_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCWRSTDIV2_USB2HD_H_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED5_MASK 0x2000
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED5_SHIFT 13 
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED5_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED5_BITWIDTH 1
// SRST_asyncurst_usb2_udc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_UDC_N_MASK 0x4000
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_UDC_N_SHIFT 14 
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_UDC_N_BIT 0x1
#define PMU_SOFTRESETOFF_USB2HDSS_0_SRST_ASYNCURST_USB2_UDC_N_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED6_MASK 0xFFFF8000
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED6_SHIFT 15 
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED6_BIT 0x1FFFF
#define PMU_SOFTRESETOFF_USB2HDSS_0_RESERVED6_BITWIDTH 17
// SoftResetOff_lcdcSS_0 Register
#define PMU_SOFTRESETOFF_LCDCSS_0_OFS            0x00001D28
// SRST_asyncwrstdiv2_lcdc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_LCDCSS_0_SRST_ASYNCWRSTDIV2_LCDC_N_MASK 0x1
#define PMU_SOFTRESETOFF_LCDCSS_0_SRST_ASYNCWRSTDIV2_LCDC_N_SHIFT 0 
#define PMU_SOFTRESETOFF_LCDCSS_0_SRST_ASYNCWRSTDIV2_LCDC_N_BIT 0x1
#define PMU_SOFTRESETOFF_LCDCSS_0_SRST_ASYNCWRSTDIV2_LCDC_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_LCDCSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_SOFTRESETOFF_LCDCSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_LCDCSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_SOFTRESETOFF_LCDCSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_yuvcSS_0 Register
#define PMU_SOFTRESETOFF_YUVCSS_0_OFS            0x00001D58
// SRST_wrstdiv2_yuvc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_YUVCSS_0_SRST_WRSTDIV2_YUVC_N_MASK 0x1
#define PMU_SOFTRESETOFF_YUVCSS_0_SRST_WRSTDIV2_YUVC_N_SHIFT 0 
#define PMU_SOFTRESETOFF_YUVCSS_0_SRST_WRSTDIV2_YUVC_N_BIT 0x1
#define PMU_SOFTRESETOFF_YUVCSS_0_SRST_WRSTDIV2_YUVC_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_YUVCSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_SOFTRESETOFF_YUVCSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_YUVCSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_SOFTRESETOFF_YUVCSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_gfxSS_0 Register
#define PMU_SOFTRESETOFF_GFXSS_0_OFS             0x00001D78
// SRST_asyncwrstdiv2_gfx_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_GFXSS_0_SRST_ASYNCWRSTDIV2_GFX_N_MASK 0x1
#define PMU_SOFTRESETOFF_GFXSS_0_SRST_ASYNCWRSTDIV2_GFX_N_SHIFT 0 
#define PMU_SOFTRESETOFF_GFXSS_0_SRST_ASYNCWRSTDIV2_GFX_N_BIT 0x1
#define PMU_SOFTRESETOFF_GFXSS_0_SRST_ASYNCWRSTDIV2_GFX_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_GFXSS_0_RESERVED_MASK   0xFFFFFFFE
#define PMU_SOFTRESETOFF_GFXSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETOFF_GFXSS_0_RESERVED_BIT    0x7FFFFFFF
#define PMU_SOFTRESETOFF_GFXSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_etherSS_0 Register
#define PMU_SOFTRESETOFF_ETHERSS_0_OFS           0x00001D90
// SRST_wrstdiv2_ether_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_WRSTDIV2_ETHER_N_MASK 0x1
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_WRSTDIV2_ETHER_N_SHIFT 0 
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_WRSTDIV2_ETHER_N_BIT 0x1
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_WRSTDIV2_ETHER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED_MASK 0xE
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED_BIT  0x7
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED_BITWIDTH 3
// SRST_asyncwrstdiv2_ether_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ASYNCWRSTDIV2_ETHER_N_MASK 0x10
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ASYNCWRSTDIV2_ETHER_N_SHIFT 4 
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ASYNCWRSTDIV2_ETHER_N_BIT 0x1
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ASYNCWRSTDIV2_ETHER_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED2_MASK 0xFFFFFFE0
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED2_BIT 0x7FFFFFF
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED2_BITWIDTH 27
// SoftResetOff_emmcSS_0 Register
#define PMU_SOFTRESETOFF_EMMCSS_0_OFS            0x00001DA0
// SRST_mixedwrstdiv4_emmc4sd_h_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_MIXEDWRSTDIV4_EMMC4SD_H_N_MASK 0x1
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_MIXEDWRSTDIV4_EMMC4SD_H_N_SHIFT 0 
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_MIXEDWRSTDIV4_EMMC4SD_H_N_BIT 0x1
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_MIXEDWRSTDIV4_EMMC4SD_H_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_telomereSS_0 Register
#define PMU_SOFTRESETOFF_TELOMERESS_0_OFS        0x00001DC0
// SRST_asyncnrstdiv2_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCNRSTDIV2_N_MASK 0x1
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCNRSTDIV2_N_SHIFT 0 
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCNRSTDIV2_N_BIT 0x1
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCNRSTDIV2_N_BITWIDTH 1
// SRST_nrstdiv2_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_NRSTDIV2_N_MASK 0x2
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_NRSTDIV2_N_SHIFT 1 
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_NRSTDIV2_N_BIT 0x1
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_NRSTDIV2_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED_MASK 0xFC
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED_SHIFT 2 
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED_BIT 0x3F
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED_BITWIDTH 6
// SRST_asyncwrstdiv2_telomere_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCWRSTDIV2_TELOMERE_N_MASK 0x100
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCWRSTDIV2_TELOMERE_N_SHIFT 8 
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCWRSTDIV2_TELOMERE_N_BIT 0x1
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCWRSTDIV2_TELOMERE_N_BITWIDTH 1
// SRST_mixedwrstdiv2_telomere_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_MIXEDWRSTDIV2_TELOMERE_N_MASK 0x200
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_MIXEDWRSTDIV2_TELOMERE_N_SHIFT 9 
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_MIXEDWRSTDIV2_TELOMERE_N_BIT 0x1
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_MIXEDWRSTDIV2_TELOMERE_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED2_MASK 0xFC00
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED2_SHIFT 10 
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED2_BIT 0x3F
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED2_BITWIDTH 6
// SRST_mixedwrstdiv2_emmc8sd_h_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_MIXEDWRSTDIV2_EMMC8SD_H_N_MASK 0x10000
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_MIXEDWRSTDIV2_EMMC8SD_H_N_SHIFT 16 
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_MIXEDWRSTDIV2_EMMC8SD_H_N_BIT 0x1
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_MIXEDWRSTDIV2_EMMC8SD_H_N_BITWIDTH 1
// SRST_asyncwrstdiv2_emmc8sd_x_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCWRSTDIV2_EMMC8SD_X_N_MASK 0x20000
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCWRSTDIV2_EMMC8SD_X_N_SHIFT 17 
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCWRSTDIV2_EMMC8SD_X_N_BIT 0x1
#define PMU_SOFTRESETOFF_TELOMERESS_0_SRST_ASYNCWRSTDIV2_EMMC8SD_X_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED3_MASK 0xFFFC0000
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED3_SHIFT 18 
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED3_BIT 0x3FFF
#define PMU_SOFTRESETOFF_TELOMERESS_0_RESERVED3_BITWIDTH 14
// ClockGatingOnForPower_TOP Register
#define PMU_CLOCKGATINGONFORPOWER_TOP_OFS        0x00002000
// CGPower_TOP bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_TOP_CGPOWER_TOP_MASK 0x1
#define PMU_CLOCKGATINGONFORPOWER_TOP_CGPOWER_TOP_SHIFT 0 
#define PMU_CLOCKGATINGONFORPOWER_TOP_CGPOWER_TOP_BIT 0x1
#define PMU_CLOCKGATINGONFORPOWER_TOP_CGPOWER_TOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_TOP_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGONFORPOWER_TOP_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGONFORPOWER_TOP_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGONFORPOWER_TOP_RESERVED_BITWIDTH 31
// ClockGatingOnForPower_DRAMC Register
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_OFS      0x00002010
// CGPower_DRAMC bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_CGPOWER_DRAMC_MASK 0x1
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_CGPOWER_DRAMC_SHIFT 0 
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_CGPOWER_DRAMC_BIT 0x1
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_CGPOWER_DRAMC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGONFORPOWER_DRAMC_RESERVED_BITWIDTH 31
// ClockGatingOffForPower_TOP Register
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_OFS       0x00002100
// CGPower_TOP bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_CGPOWER_TOP_MASK 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_CGPOWER_TOP_SHIFT 0 
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_CGPOWER_TOP_BIT 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_CGPOWER_TOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_RESERVED_BITWIDTH 31
// ClockGatingOffForPower_DRAMC Register
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_OFS     0x00002110
// CGPower_DRAMC bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_CGPOWER_DRAMC_MASK 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_CGPOWER_DRAMC_SHIFT 0 
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_CGPOWER_DRAMC_BIT 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_CGPOWER_DRAMC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFFFORPOWER_DRAMC_RESERVED_BITWIDTH 31
// POREN Register
#define PMU_POREN_OFS                            0x00002400
// POREN_SYSCON bitfiled (RW) Reset=0
#define PMU_POREN_POREN_SYSCON_MASK              0x1
#define PMU_POREN_POREN_SYSCON_SHIFT             0 
#define PMU_POREN_POREN_SYSCON_BIT               0x1
#define PMU_POREN_POREN_SYSCON_BITWIDTH          1
// reserved bitfiled (RO) Reset=0
#define PMU_POREN_RESERVED_MASK                  0xE
#define PMU_POREN_RESERVED_SHIFT                 1 
#define PMU_POREN_RESERVED_BIT                   0x7
#define PMU_POREN_RESERVED_BITWIDTH              3
// POREN_TOP_NAND bitfiled (RW) Reset=0
#define PMU_POREN_POREN_TOP_NAND_MASK            0x10
#define PMU_POREN_POREN_TOP_NAND_SHIFT           4 
#define PMU_POREN_POREN_TOP_NAND_BIT             0x1
#define PMU_POREN_POREN_TOP_NAND_BITWIDTH        1
// POREN_TOP_ADC bitfiled (RW) Reset=0
#define PMU_POREN_POREN_TOP_ADC_MASK             0x20
#define PMU_POREN_POREN_TOP_ADC_SHIFT            5 
#define PMU_POREN_POREN_TOP_ADC_BIT              0x1
#define PMU_POREN_POREN_TOP_ADC_BITWIDTH         1
// POREN_TOP_USB bitfiled (RW) Reset=0
#define PMU_POREN_POREN_TOP_USB_MASK             0x40
#define PMU_POREN_POREN_TOP_USB_SHIFT            6 
#define PMU_POREN_POREN_TOP_USB_BIT              0x1
#define PMU_POREN_POREN_TOP_USB_BITWIDTH         1
// POREN_TOP_EMMC0 bitfiled (RW) Reset=0
#define PMU_POREN_POREN_TOP_EMMC0_MASK           0x80
#define PMU_POREN_POREN_TOP_EMMC0_SHIFT          7 
#define PMU_POREN_POREN_TOP_EMMC0_BIT            0x1
#define PMU_POREN_POREN_TOP_EMMC0_BITWIDTH       1
// POREN_TOP_EMMC1 bitfiled (RW) Reset=0
#define PMU_POREN_POREN_TOP_EMMC1_MASK           0x100
#define PMU_POREN_POREN_TOP_EMMC1_SHIFT          8 
#define PMU_POREN_POREN_TOP_EMMC1_BIT            0x1
#define PMU_POREN_POREN_TOP_EMMC1_BITWIDTH       1
// POREN_TOP_IOA bitfiled (RW) Reset=1
#define PMU_POREN_POREN_TOP_IOA_MASK             0x200
#define PMU_POREN_POREN_TOP_IOA_SHIFT            9 
#define PMU_POREN_POREN_TOP_IOA_BIT              0x1
#define PMU_POREN_POREN_TOP_IOA_BITWIDTH         1
// POREN_TOP_IOB bitfiled (RW) Reset=0
#define PMU_POREN_POREN_TOP_IOB_MASK             0x400
#define PMU_POREN_POREN_TOP_IOB_SHIFT            10 
#define PMU_POREN_POREN_TOP_IOB_BIT              0x1
#define PMU_POREN_POREN_TOP_IOB_BITWIDTH         1
// POREN_TOP bitfiled (RW) Reset=0
#define PMU_POREN_POREN_TOP_MASK                 0x800
#define PMU_POREN_POREN_TOP_SHIFT                11 
#define PMU_POREN_POREN_TOP_BIT                  0x1
#define PMU_POREN_POREN_TOP_BITWIDTH             1
// reserved2 bitfiled (RO) Reset=0
#define PMU_POREN_RESERVED2_MASK                 0xFFFFF000
#define PMU_POREN_RESERVED2_SHIFT                12 
#define PMU_POREN_RESERVED2_BIT                  0xFFFFF
#define PMU_POREN_RESERVED2_BITWIDTH             20
// DDR_Control Register
#define PMU_DDR_CONTROL_OFS                      0x00002480
// PWDN_DDRPHY bitfiled (RW) Reset=0
#define PMU_DDR_CONTROL_PWDN_DDRPHY_MASK         0x1
#define PMU_DDR_CONTROL_PWDN_DDRPHY_SHIFT        0 
#define PMU_DDR_CONTROL_PWDN_DDRPHY_BIT          0x1
#define PMU_DDR_CONTROL_PWDN_DDRPHY_BITWIDTH     1
// reserved bitfiled (RO) Reset=0
#define PMU_DDR_CONTROL_RESERVED_MASK            0xFFFFFFFE
#define PMU_DDR_CONTROL_RESERVED_SHIFT           1 
#define PMU_DDR_CONTROL_RESERVED_BIT             0x7FFFFFFF
#define PMU_DDR_CONTROL_RESERVED_BITWIDTH        31
// USB_Control Register
#define PMU_USB_CONTROL_OFS                      0x00002484
// PWEN1_VDD33_USB bitfiled (RW) Reset=0
#define PMU_USB_CONTROL_PWEN1_VDD33_USB_MASK     0x1
#define PMU_USB_CONTROL_PWEN1_VDD33_USB_SHIFT    0 
#define PMU_USB_CONTROL_PWEN1_VDD33_USB_BIT      0x1
#define PMU_USB_CONTROL_PWEN1_VDD33_USB_BITWIDTH 1
// PWEN2_VDD33_USB bitfiled (RW) Reset=0
#define PMU_USB_CONTROL_PWEN2_VDD33_USB_MASK     0x2
#define PMU_USB_CONTROL_PWEN2_VDD33_USB_SHIFT    1 
#define PMU_USB_CONTROL_PWEN2_VDD33_USB_BIT      0x1
#define PMU_USB_CONTROL_PWEN2_VDD33_USB_BITWIDTH 1
// SHUNT_VDD33_USB bitfiled (RW) Reset=1
#define PMU_USB_CONTROL_SHUNT_VDD33_USB_MASK     0x4
#define PMU_USB_CONTROL_SHUNT_VDD33_USB_SHIFT    2 
#define PMU_USB_CONTROL_SHUNT_VDD33_USB_BIT      0x1
#define PMU_USB_CONTROL_SHUNT_VDD33_USB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_USB_CONTROL_RESERVED_MASK            0xFFFFFFF8
#define PMU_USB_CONTROL_RESERVED_SHIFT           3 
#define PMU_USB_CONTROL_RESERVED_BIT             0x1FFFFFFF
#define PMU_USB_CONTROL_RESERVED_BITWIDTH        29
// NAND_Control Register
#define PMU_NAND_CONTROL_OFS                     0x00002488
// PWEN1_VDD33_NAND bitfiled (RW) Reset=1
#define PMU_NAND_CONTROL_PWEN1_VDD33_NAND_MASK   0x1
#define PMU_NAND_CONTROL_PWEN1_VDD33_NAND_SHIFT  0 
#define PMU_NAND_CONTROL_PWEN1_VDD33_NAND_BIT    0x1
#define PMU_NAND_CONTROL_PWEN1_VDD33_NAND_BITWIDTH 1
// PWEN2_VDD33_NAND bitfiled (RW) Reset=0
#define PMU_NAND_CONTROL_PWEN2_VDD33_NAND_MASK   0x2
#define PMU_NAND_CONTROL_PWEN2_VDD33_NAND_SHIFT  1 
#define PMU_NAND_CONTROL_PWEN2_VDD33_NAND_BIT    0x1
#define PMU_NAND_CONTROL_PWEN2_VDD33_NAND_BITWIDTH 1
// SHUNT_VDD33_NAND bitfiled (RW) Reset=0
#define PMU_NAND_CONTROL_SHUNT_VDD33_NAND_MASK   0x4
#define PMU_NAND_CONTROL_SHUNT_VDD33_NAND_SHIFT  2 
#define PMU_NAND_CONTROL_SHUNT_VDD33_NAND_BIT    0x1
#define PMU_NAND_CONTROL_SHUNT_VDD33_NAND_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_NAND_CONTROL_RESERVED_MASK           0xF8
#define PMU_NAND_CONTROL_RESERVED_SHIFT          3 
#define PMU_NAND_CONTROL_RESERVED_BIT            0x1F
#define PMU_NAND_CONTROL_RESERVED_BITWIDTH       5
// LDO_PDINT bitfiled (RW) Reset=1
#define PMU_NAND_CONTROL_LDO_PDINT_MASK          0x100
#define PMU_NAND_CONTROL_LDO_PDINT_SHIFT         8 
#define PMU_NAND_CONTROL_LDO_PDINT_BIT           0x1
#define PMU_NAND_CONTROL_LDO_PDINT_BITWIDTH      1
// LDO_DISEN bitfiled (RW) Reset=0
#define PMU_NAND_CONTROL_LDO_DISEN_MASK          0x200
#define PMU_NAND_CONTROL_LDO_DISEN_SHIFT         9 
#define PMU_NAND_CONTROL_LDO_DISEN_BIT           0x1
#define PMU_NAND_CONTROL_LDO_DISEN_BITWIDTH      1
// reserved2 bitfiled (RO) Reset=0
#define PMU_NAND_CONTROL_RESERVED2_MASK          0x7FFFFC00
#define PMU_NAND_CONTROL_RESERVED2_SHIFT         10 
#define PMU_NAND_CONTROL_RESERVED2_BIT           0x1FFFFF
#define PMU_NAND_CONTROL_RESERVED2_BITWIDTH      21
// LDO_PDREGMON bitfiled (RW) Reset=1
#define PMU_NAND_CONTROL_LDO_PDREGMON_MASK       0x80000000
#define PMU_NAND_CONTROL_LDO_PDREGMON_SHIFT      31 
#define PMU_NAND_CONTROL_LDO_PDREGMON_BIT        0x1
#define PMU_NAND_CONTROL_LDO_PDREGMON_BITWIDTH   1
// SPI_Control Register
#define PMU_SPI_CONTROL_OFS                      0x0000248C
// SPIBIO_DIS bitfiled (RW) Reset=1
#define PMU_SPI_CONTROL_SPIBIO_DIS_MASK          0x1
#define PMU_SPI_CONTROL_SPIBIO_DIS_SHIFT         0 
#define PMU_SPI_CONTROL_SPIBIO_DIS_BIT           0x1
#define PMU_SPI_CONTROL_SPIBIO_DIS_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define PMU_SPI_CONTROL_RESERVED_MASK            0xFFFFFFFE
#define PMU_SPI_CONTROL_RESERVED_SHIFT           1 
#define PMU_SPI_CONTROL_RESERVED_BIT             0x7FFFFFFF
#define PMU_SPI_CONTROL_RESERVED_BITWIDTH        31
// CPU_Clock_Divede_Setting Register
#define PMU_CPU_CLOCK_DIVEDE_SETTING_OFS         0x00004404
// DivEn bitfiled (RW) Reset=1
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DIVEN_MASK  0x1
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DIVEN_SHIFT 0 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DIVEN_BIT   0x1
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DIVEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED_MASK 0xFE
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED_SHIFT 1 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED_BIT 0x7F
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED_BITWIDTH 7
// Core_Div bitfiled (RW) Reset=0
#define PMU_CPU_CLOCK_DIVEDE_SETTING_CORE_DIV_MASK 0xF00
#define PMU_CPU_CLOCK_DIVEDE_SETTING_CORE_DIV_SHIFT 8 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_CORE_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_CORE_DIV_BITWIDTH 4
// reserved2 bitfiled (RO) Reset=0
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED2_MASK 0xF000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED2_SHIFT 12 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED2_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED2_BITWIDTH 4
// PERIPH_Div bitfiled (RW) Reset=1000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_PERIPH_DIV_MASK 0xF0000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_PERIPH_DIV_SHIFT 16 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_PERIPH_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_PERIPH_DIV_BITWIDTH 4
// reserved3 bitfiled (RO) Reset=0
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED3_MASK 0xF00000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED3_SHIFT 20 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED3_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED3_BITWIDTH 4
// DAPB_Div bitfiled (RW) Reset=100
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DAPB_DIV_MASK 0xF000000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DAPB_DIV_SHIFT 24 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DAPB_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DAPB_DIV_BITWIDTH 4
// ATB_Div bitfiled (RW) Reset=100
#define PMU_CPU_CLOCK_DIVEDE_SETTING_ATB_DIV_MASK 0xF0000000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_ATB_DIV_SHIFT 28 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_ATB_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_ATB_DIV_BITWIDTH 4
// PANEL_CLOCK_0 Register
#define PMU_PANEL_CLOCK_0_OFS                    0x00004470
// Frequency_dotclk bitfiled (RW) Reset=1
#define PMU_PANEL_CLOCK_0_FREQUENCY_DOTCLK_MASK  0x3
#define PMU_PANEL_CLOCK_0_FREQUENCY_DOTCLK_SHIFT 0 
#define PMU_PANEL_CLOCK_0_FREQUENCY_DOTCLK_BIT   0x3
#define PMU_PANEL_CLOCK_0_FREQUENCY_DOTCLK_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define PMU_PANEL_CLOCK_0_RESERVED_MASK          0xFFFFFFFC
#define PMU_PANEL_CLOCK_0_RESERVED_SHIFT         2 
#define PMU_PANEL_CLOCK_0_RESERVED_BIT           0x3FFFFFFF
#define PMU_PANEL_CLOCK_0_RESERVED_BITWIDTH      30
// AUDIO_CLOCK_0 Register
#define PMU_AUDIO_CLOCK_0_OFS                    0x00004480
// Frequency_io_AMCLKO_o bitfiled (RW) Reset=0
#define PMU_AUDIO_CLOCK_0_FREQUENCY_IO_AMCLKO_O_MASK 0x3
#define PMU_AUDIO_CLOCK_0_FREQUENCY_IO_AMCLKO_O_SHIFT 0 
#define PMU_AUDIO_CLOCK_0_FREQUENCY_IO_AMCLKO_O_BIT 0x3
#define PMU_AUDIO_CLOCK_0_FREQUENCY_IO_AMCLKO_O_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define PMU_AUDIO_CLOCK_0_RESERVED_MASK          0xC
#define PMU_AUDIO_CLOCK_0_RESERVED_SHIFT         2 
#define PMU_AUDIO_CLOCK_0_RESERVED_BIT           0x3
#define PMU_AUDIO_CLOCK_0_RESERVED_BITWIDTH      2
// Frequency_amclk_i2s bitfiled (RW) Reset=0
#define PMU_AUDIO_CLOCK_0_FREQUENCY_AMCLK_I2S_MASK 0x30
#define PMU_AUDIO_CLOCK_0_FREQUENCY_AMCLK_I2S_SHIFT 4 
#define PMU_AUDIO_CLOCK_0_FREQUENCY_AMCLK_I2S_BIT 0x3
#define PMU_AUDIO_CLOCK_0_FREQUENCY_AMCLK_I2S_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define PMU_AUDIO_CLOCK_0_RESERVED2_MASK         0xFFFFFFC0
#define PMU_AUDIO_CLOCK_0_RESERVED2_SHIFT        6 
#define PMU_AUDIO_CLOCK_0_RESERVED2_BIT          0x3FFFFFF
#define PMU_AUDIO_CLOCK_0_RESERVED2_BITWIDTH     26
// UART_CLOCK_0 Register
#define PMU_UART_CLOCK_0_OFS                     0x00004490
// uart0clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART0CLK_SEL_MASK       0x3
#define PMU_UART_CLOCK_0_UART0CLK_SEL_SHIFT      0 
#define PMU_UART_CLOCK_0_UART0CLK_SEL_BIT        0x3
#define PMU_UART_CLOCK_0_UART0CLK_SEL_BITWIDTH   2
// reserved bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED_MASK           0xC
#define PMU_UART_CLOCK_0_RESERVED_SHIFT          2 
#define PMU_UART_CLOCK_0_RESERVED_BIT            0x3
#define PMU_UART_CLOCK_0_RESERVED_BITWIDTH       2
// uart1clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART1CLK_SEL_MASK       0x70
#define PMU_UART_CLOCK_0_UART1CLK_SEL_SHIFT      4 
#define PMU_UART_CLOCK_0_UART1CLK_SEL_BIT        0x7
#define PMU_UART_CLOCK_0_UART1CLK_SEL_BITWIDTH   3
// reserved2 bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED2_MASK          0x80
#define PMU_UART_CLOCK_0_RESERVED2_SHIFT         7 
#define PMU_UART_CLOCK_0_RESERVED2_BIT           0x1
#define PMU_UART_CLOCK_0_RESERVED2_BITWIDTH      1
// uart2clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART2CLK_SEL_MASK       0x300
#define PMU_UART_CLOCK_0_UART2CLK_SEL_SHIFT      8 
#define PMU_UART_CLOCK_0_UART2CLK_SEL_BIT        0x3
#define PMU_UART_CLOCK_0_UART2CLK_SEL_BITWIDTH   2
// reserved3 bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED3_MASK          0xC00
#define PMU_UART_CLOCK_0_RESERVED3_SHIFT         10 
#define PMU_UART_CLOCK_0_RESERVED3_BIT           0x3
#define PMU_UART_CLOCK_0_RESERVED3_BITWIDTH      2
// uart3clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART3CLK_SEL_MASK       0x3000
#define PMU_UART_CLOCK_0_UART3CLK_SEL_SHIFT      12 
#define PMU_UART_CLOCK_0_UART3CLK_SEL_BIT        0x3
#define PMU_UART_CLOCK_0_UART3CLK_SEL_BITWIDTH   2
// reserved4 bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED4_MASK          0xFFFFC000
#define PMU_UART_CLOCK_0_RESERVED4_SHIFT         14 
#define PMU_UART_CLOCK_0_RESERVED4_BIT           0x3FFFF
#define PMU_UART_CLOCK_0_RESERVED4_BITWIDTH      18
// PLLConfig_PLLLCD_0 Register
#define PMU_PLLCONFIG_PLLLCD_0_OFS               0x00004530
// PLLLCD_PD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_PD_MASK    0x1
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_PD_SHIFT   0 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_PD_BIT     0x1
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_PD_BITWIDTH 1
// PLLLCD_BP bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_BP_MASK    0x2
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_BP_SHIFT   1 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_BP_BIT     0x1
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_BP_BITWIDTH 1
// PLLLCD_RESET bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_RESET_MASK 0x4
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_RESET_SHIFT 2 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_RESET_BIT  0x1
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_RESET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED_MASK     0xF8
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED_SHIFT    3 
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED_BIT      0x1F
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED_BITWIDTH 5
// PLLLCD_OSW bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_OSW_MASK   0x300
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_OSW_SHIFT  8 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_OSW_BIT    0x3
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_OSW_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED2_MASK    0xC00
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED2_SHIFT   10 
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED2_BIT     0x3
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED2_BITWIDTH 2
// PLLLCD_LFR bitfiled (RW) Reset=11
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_LFR_MASK   0x7000
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_LFR_SHIFT  12 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_LFR_BIT    0x7
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_LFR_BITWIDTH 3
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED3_MASK    0x8000
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED3_SHIFT   15 
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED3_BIT     0x1
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED3_BITWIDTH 1
// PLLLCD_BCP bitfiled (RW) Reset=10101
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_BCP_MASK   0x1F0000
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_BCP_SHIFT  16 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_BCP_BIT    0x1F
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_BCP_BITWIDTH 5
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED4_MASK    0xE00000
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED4_SHIFT   21 
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED4_BIT     0x7
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED4_BITWIDTH 3
// PLLLCD_IVCP bitfiled (RW) Reset=111
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_IVCP_MASK  0x7000000
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_IVCP_SHIFT 24 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_IVCP_BIT   0x7
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_IVCP_BITWIDTH 3
// reserved5 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED5_MASK    0x8000000
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED5_SHIFT   27 
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED5_BIT     0x1
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED5_BITWIDTH 1
// PLLLCD_ISCP bitfiled (RW) Reset=10
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_ISCP_MASK  0x30000000
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_ISCP_SHIFT 28 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_ISCP_BIT   0x3
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_ISCP_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED6_MASK    0x40000000
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED6_SHIFT   30 
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED6_BIT     0x1
#define PMU_PLLCONFIG_PLLLCD_0_RESERVED6_BITWIDTH 1
// PLLLCD_SWEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_SWEN_MASK  0x80000000
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_SWEN_SHIFT 31 
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_SWEN_BIT   0x1
#define PMU_PLLCONFIG_PLLLCD_0_PLLLCD_SWEN_BITWIDTH 1
// PLLConfig_PLLLCD_1 Register
#define PMU_PLLCONFIG_PLLLCD_1_OFS               0x00004534
// PLLLCD_ND bitfiled (RW) Reset=1001010
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_ND_MASK    0x7F
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_ND_SHIFT   0 
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_ND_BIT     0x7F
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_ND_BITWIDTH 7
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED_MASK     0x80
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED_SHIFT    7 
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED_BIT      0x1
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED_BITWIDTH 1
// PLLLCD_PRD bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PRD_MASK   0x1F00
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PRD_SHIFT  8 
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PRD_BIT    0x1F
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PRD_BITWIDTH 5
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED2_MASK    0xE000
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED2_SHIFT   13 
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED2_BIT     0x7
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED2_BITWIDTH 3
// PLLLCD_PSD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PSD_MASK   0xF0000
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PSD_SHIFT  16 
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PSD_BIT    0xF
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PSD_BITWIDTH 4
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED3_MASK    0xF00000
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED3_SHIFT   20 
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED3_BIT     0xF
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED3_BITWIDTH 4
// PLLLCD_PRESCL bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PRESCL_MASK 0x1000000
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PRESCL_SHIFT 24 
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PRESCL_BIT 0x1
#define PMU_PLLCONFIG_PLLLCD_1_PLLLCD_PRESCL_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED4_MASK    0xFE000000
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED4_SHIFT   25 
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED4_BIT     0x7F
#define PMU_PLLCONFIG_PLLLCD_1_RESERVED4_BITWIDTH 7
// PLLConfig_PLLI2S_0 Register
#define PMU_PLLCONFIG_PLLI2S_0_OFS               0x00004580
// PLLI2S_PD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_PD_MASK    0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_PD_SHIFT   0 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_PD_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_PD_BITWIDTH 1
// PLLI2S_BP bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BP_MASK    0x2
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BP_SHIFT   1 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BP_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BP_BITWIDTH 1
// PLLI2S_RESET bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_RESET_MASK 0x4
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_RESET_SHIFT 2 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_RESET_BIT  0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_RESET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED_MASK     0xF8
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED_SHIFT    3 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED_BIT      0x1F
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED_BITWIDTH 5
// PLLI2S_OSW bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_OSW_MASK   0x300
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_OSW_SHIFT  8 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_OSW_BIT    0x3
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_OSW_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED2_MASK    0xC00
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED2_SHIFT   10 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED2_BIT     0x3
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED2_BITWIDTH 2
// PLLI2S_LFR bitfiled (RW) Reset=11
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_LFR_MASK   0x7000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_LFR_SHIFT  12 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_LFR_BIT    0x7
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_LFR_BITWIDTH 3
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED3_MASK    0x8000
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED3_SHIFT   15 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED3_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED3_BITWIDTH 1
// PLLI2S_BCP bitfiled (RW) Reset=1000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BCP_MASK   0x1F0000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BCP_SHIFT  16 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BCP_BIT    0x1F
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BCP_BITWIDTH 5
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED4_MASK    0xE00000
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED4_SHIFT   21 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED4_BIT     0x7
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED4_BITWIDTH 3
// PLLI2S_IVCP bitfiled (RW) Reset=111
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_IVCP_MASK  0x7000000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_IVCP_SHIFT 24 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_IVCP_BIT   0x7
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_IVCP_BITWIDTH 3
// reserved5 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED5_MASK    0x8000000
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED5_SHIFT   27 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED5_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED5_BITWIDTH 1
// PLLI2S_ISCP bitfiled (RW) Reset=10
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_ISCP_MASK  0x30000000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_ISCP_SHIFT 28 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_ISCP_BIT   0x3
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_ISCP_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED6_MASK    0x40000000
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED6_SHIFT   30 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED6_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED6_BITWIDTH 1
// PLLI2S_SWEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_SWEN_MASK  0x80000000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_SWEN_SHIFT 31 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_SWEN_BIT   0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_SWEN_BITWIDTH 1
// PLLConfig_PLLI2S_1 Register
#define PMU_PLLCONFIG_PLLI2S_1_OFS               0x00004584
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED_MASK     0xFF
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED_SHIFT    0 
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED_BIT      0xFF
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED_BITWIDTH 8
// PLLI2S_REFDIV bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_REFDIV_MASK 0x1F00
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_REFDIV_SHIFT 8 
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_REFDIV_BIT 0x1F
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_REFDIV_BITWIDTH 5
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED2_MASK    0xE000
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED2_SHIFT   13 
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED2_BIT     0x7
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED2_BITWIDTH 3
// PLLI2S_OUTDIV bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_OUTDIV_MASK 0x1F0000
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_OUTDIV_SHIFT 16 
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_OUTDIV_BIT 0x1F
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_OUTDIV_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED3_MASK    0xE00000
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED3_SHIFT   21 
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED3_BIT     0x7
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED3_BITWIDTH 3
// PLLI2S_PRESCL bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_PRESCL_MASK 0x1000000
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_PRESCL_SHIFT 24 
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_PRESCL_BIT 0x1
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_PRESCL_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED4_MASK    0xFE000000
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED4_SHIFT   25 
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED4_BIT     0x7F
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED4_BITWIDTH 7
// PLLConfig_PLLI2S_2 Register
#define PMU_PLLCONFIG_PLLI2S_2_OFS               0x00004588
// PLLI2S_INTE bitfiled (RW) Reset=11101
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_INTE_MASK  0x3F
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_INTE_SHIFT 0 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_INTE_BIT   0x3F
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_INTE_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED_MASK     0xC0
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED_SHIFT    6 
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED_BIT      0x3
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED_BITWIDTH 2
// PLLI2S_DITHEN bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_DITHEN_MASK 0x100
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_DITHEN_SHIFT 8 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_DITHEN_BIT 0x1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_DITHEN_BITWIDTH 1
// PLLI2S_SSCEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_SSCEN_MASK 0x200
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_SSCEN_SHIFT 9 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_SSCEN_BIT  0x1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_SSCEN_BITWIDTH 1
// PLLI2S_MODTYPE bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_MODTYPE_MASK 0x400
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_MODTYPE_SHIFT 10 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_MODTYPE_BIT 0x1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_MODTYPE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED2_MASK    0xF800
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED2_SHIFT   11 
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED2_BIT     0x1F
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED2_BITWIDTH 5
// PLLI2S_NUME bitfiled (RW) Reset=11111011100000
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_NUME_MASK  0xFFFF0000
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_NUME_SHIFT 16 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_NUME_BIT   0xFFFF
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_NUME_BITWIDTH 16
// PLLConfig_PLLI2S_3 Register
#define PMU_PLLCONFIG_PLLI2S_3_OFS               0x0000458C
// PLLI2S_TRLEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_TRLEN_MASK 0x7F
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_TRLEN_SHIFT 0 
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_TRLEN_BIT  0x7F
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_TRLEN_BITWIDTH 7
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED_MASK     0x80
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED_SHIFT    7 
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED_BIT      0x1
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED_BITWIDTH 1
// PLLI2S_FNLEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_FNLEN_MASK 0x7F00
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_FNLEN_SHIFT 8 
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_FNLEN_BIT  0x7F
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_FNLEN_BITWIDTH 7
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED2_MASK    0x8000
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED2_SHIFT   15 
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED2_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED2_BITWIDTH 1
// PLLI2S_DSFT bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_DSFT_MASK  0xFFFF0000
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_DSFT_SHIFT 16 
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_DSFT_BIT   0xFFFF
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_DSFT_BITWIDTH 16
// Status_PswAck Register
#define PMU_STATUS_PSWACK_OFS                    0x00005700
// Status_PswAck_TOP bitfiled (RO) Reset=1
#define PMU_STATUS_PSWACK_STATUS_PSWACK_TOP_MASK 0x1
#define PMU_STATUS_PSWACK_STATUS_PSWACK_TOP_SHIFT 0 
#define PMU_STATUS_PSWACK_STATUS_PSWACK_TOP_BIT  0x1
#define PMU_STATUS_PSWACK_STATUS_PSWACK_TOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_STATUS_PSWACK_RESERVED_MASK          0xFFFFFFFE
#define PMU_STATUS_PSWACK_RESERVED_SHIFT         1 
#define PMU_STATUS_PSWACK_RESERVED_BIT           0x7FFFFFFF
#define PMU_STATUS_PSWACK_RESERVED_BITWIDTH      31
// ModeStatus_WatchdogTimer Register
#define PMU_MODESTATUS_WATCHDOGTIMER_OFS         0x00005780
// WatchdogTimerFlag_cpu bitfiled (RO) Reset=1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_CPU_MASK 0x1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_CPU_SHIFT 0 
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_CPU_BIT 0x1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_CPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED_MASK 0xFE
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED_SHIFT 1 
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED_BIT 0x7F
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED_BITWIDTH 7
// WatchdogTimerFlag_timer bitfiled (RO) Reset=1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_TIMER_MASK 0x100
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_TIMER_SHIFT 8 
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_TIMER_BIT 0x1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_TIMER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED2_MASK 0xE00
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED2_SHIFT 9 
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED2_BIT 0x7
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED2_BITWIDTH 3
// WatchdogTimerFlag_stimer bitfiled (RO) Reset=1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_STIMER_MASK 0x1000
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_STIMER_SHIFT 12 
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_STIMER_BIT 0x1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_STIMER_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED3_MASK 0xFFFFE000
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED3_SHIFT 13 
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED3_BIT 0x7FFFF
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED3_BITWIDTH 19
// Status_Interrupt Register
#define PMU_STATUS_INTERRUPT_OFS                 0x00005790
// Status_irq_pmu_dfs bitfiled (RW) Reset=0
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_DFS_MASK 0x1
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_DFS_SHIFT 0 
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_DFS_BIT 0x1
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_DFS_BITWIDTH 1
// Status_irq_pmu_stop bitfiled (RW) Reset=0
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_STOP_MASK 0x2
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_STOP_SHIFT 1 
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_STOP_BIT 0x1
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_STOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_STATUS_INTERRUPT_RESERVED_MASK       0xFFFFFFFC
#define PMU_STATUS_INTERRUPT_RESERVED_SHIFT      2 
#define PMU_STATUS_INTERRUPT_RESERVED_BIT        0x3FFFFFFF
#define PMU_STATUS_INTERRUPT_RESERVED_BITWIDTH   30
// Mask_Interrupt Register
#define PMU_MASK_INTERRUPT_OFS                   0x00005794
// Mask_irq_pmu bitfiled (RW) Reset=0
#define PMU_MASK_INTERRUPT_MASK_IRQ_PMU_MASK     0x1
#define PMU_MASK_INTERRUPT_MASK_IRQ_PMU_SHIFT    0 
#define PMU_MASK_INTERRUPT_MASK_IRQ_PMU_BIT      0x1
#define PMU_MASK_INTERRUPT_MASK_IRQ_PMU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_MASK_INTERRUPT_RESERVED_MASK         0xFFFFFFFE
#define PMU_MASK_INTERRUPT_RESERVED_SHIFT        1 
#define PMU_MASK_INTERRUPT_RESERVED_BIT          0x7FFFFFFF
#define PMU_MASK_INTERRUPT_RESERVED_BITWIDTH     31

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _PMU_REG_DEF_H */
