
STM32F031F6P6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ef8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000103c  08003fb8  08003fb8  00004fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ff4  08004ff4  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004ff4  08004ff4  00006064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004ff4  08004ff4  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ff4  08004ff4  00005ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ff8  08004ff8  00005ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004ffc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  20000064  08005060  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08005060  00006374  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000de76  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022e3  00000000  00000000  00013f02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  000161e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00010ef6  00000000  00000000  00016ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00010c2a  00000000  00000000  00027dd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000672c2  00000000  00000000  00038a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0009fcc2  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000a11  00000000  00000000  0009fd05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000030e0  00000000  00000000  000a0718  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000a37f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000064 	.word	0x20000064
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003fa0 	.word	0x08003fa0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000068 	.word	0x20000068
 8000104:	08003fa0 	.word	0x08003fa0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
    }
    return -1;
}

// Done sending first half of the DMA buffer - this can now safely be updated
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM3) {
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a06      	ldr	r2, [pc, #24]	@ (800041c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x28>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d105      	bne.n	8000412 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1e>
        ws2812_update_buffer(&ws2812, &ws2812.dma_buffer[0]);
 8000406:	4a06      	ldr	r2, [pc, #24]	@ (8000420 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x2c>)
 8000408:	4b06      	ldr	r3, [pc, #24]	@ (8000424 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x30>)
 800040a:	0011      	movs	r1, r2
 800040c:	0018      	movs	r0, r3
 800040e:	f000 fc3f 	bl	8000c90 <ws2812_update_buffer>
    }

}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	46bd      	mov	sp, r7
 8000416:	b002      	add	sp, #8
 8000418:	bd80      	pop	{r7, pc}
 800041a:	46c0      	nop			@ (mov r8, r8)
 800041c:	40000400 	.word	0x40000400
 8000420:	2000019c 	.word	0x2000019c
 8000424:	20000194 	.word	0x20000194

08000428 <HAL_TIM_PWM_PulseFinishedCallback>:

// Done sending the second half of the DMA buffer - this can now be safely updated
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM3) {
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a06      	ldr	r2, [pc, #24]	@ (8000450 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d105      	bne.n	8000446 <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
        ws2812_update_buffer(&ws2812, &ws2812.dma_buffer[BUFFER_SIZE]);
 800043a:	4a06      	ldr	r2, [pc, #24]	@ (8000454 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 800043c:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <HAL_TIM_PWM_PulseFinishedCallback+0x30>)
 800043e:	0011      	movs	r1, r2
 8000440:	0018      	movs	r0, r3
 8000442:	f000 fc25 	bl	8000c90 <ws2812_update_buffer>
    }

}
 8000446:	46c0      	nop			@ (mov r8, r8)
 8000448:	46bd      	mov	sp, r7
 800044a:	b002      	add	sp, #8
 800044c:	bd80      	pop	{r7, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	40000400 	.word	0x40000400
 8000454:	200001cc 	.word	0x200001cc
 8000458:	20000194 	.word	0x20000194

0800045c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b084      	sub	sp, #16
 8000460:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000462:	f000 fe6b 	bl	800113c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000466:	f000 f8db 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800046a:	f000 fa07 	bl	800087c <MX_GPIO_Init>
  MX_DMA_Init();
 800046e:	f000 f9e7 	bl	8000840 <MX_DMA_Init>
  MX_TIM3_Init();
 8000472:	f000 f937 	bl	80006e4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000476:	f000 f9b3 	bl	80007e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

//  printf("WS2812 Demo\n");

  ws2812_init(&ws2812, &htim3, TIM_CHANNEL_1, 8);
 800047a:	4964      	ldr	r1, [pc, #400]	@ (800060c <main+0x1b0>)
 800047c:	4864      	ldr	r0, [pc, #400]	@ (8000610 <main+0x1b4>)
 800047e:	2308      	movs	r3, #8
 8000480:	2200      	movs	r2, #0
 8000482:	f000 fd25 	bl	8000ed0 <ws2812_init>
  zeroLedValues(&ws2812);
 8000486:	4b62      	ldr	r3, [pc, #392]	@ (8000610 <main+0x1b4>)
 8000488:	0018      	movs	r0, r3
 800048a:	f000 fcb3 	bl	8000df4 <zeroLedValues>
  ws2812_demos_set(&ws2812, 1);
 800048e:	4b60      	ldr	r3, [pc, #384]	@ (8000610 <main+0x1b4>)
 8000490:	2101      	movs	r1, #1
 8000492:	0018      	movs	r0, r3
 8000494:	f000 fd70 	bl	8000f78 <ws2812_demos_set>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t now = 0, next_tick = 1000, loop_count = 0, next_ping = 0;
 8000498:	2300      	movs	r3, #0
 800049a:	603b      	str	r3, [r7, #0]
 800049c:	23fa      	movs	r3, #250	@ 0xfa
 800049e:	009b      	lsls	r3, r3, #2
 80004a0:	60fb      	str	r3, [r7, #12]
 80004a2:	2300      	movs	r3, #0
 80004a4:	60bb      	str	r3, [r7, #8]
 80004a6:	2300      	movs	r3, #0
 80004a8:	607b      	str	r3, [r7, #4]
    while (1)
  {

	  if(mode == 1) {
 80004aa:	4b5a      	ldr	r3, [pc, #360]	@ (8000614 <main+0x1b8>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	b2db      	uxtb	r3, r3
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d128      	bne.n	8000506 <main+0xaa>
//		  HAL_GPIO_WritePin(EMBEDDED_LED_GPIO_Port, EMBEDDED_LED_Pin, GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(MOSFET_5V_GPIO_Port, MOSFET_5V_Pin, GPIO_PIN_RESET);
 80004b4:	2390      	movs	r3, #144	@ 0x90
 80004b6:	05db      	lsls	r3, r3, #23
 80004b8:	2200      	movs	r2, #0
 80004ba:	2180      	movs	r1, #128	@ 0x80
 80004bc:	0018      	movs	r0, r3
 80004be:	f001 fadc 	bl	8001a7a <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(BOOST_GPIO_Port, BOOST_Pin, GPIO_PIN_RESET);
 80004c2:	2390      	movs	r3, #144	@ 0x90
 80004c4:	05db      	lsls	r3, r3, #23
 80004c6:	2200      	movs	r2, #0
 80004c8:	2120      	movs	r1, #32
 80004ca:	0018      	movs	r0, r3
 80004cc:	f001 fad5 	bl	8001a7a <HAL_GPIO_WritePin>
		  HAL_Delay(333);
 80004d0:	234e      	movs	r3, #78	@ 0x4e
 80004d2:	33ff      	adds	r3, #255	@ 0xff
 80004d4:	0018      	movs	r0, r3
 80004d6:	f000 fe95 	bl	8001204 <HAL_Delay>
		  HAL_GPIO_WritePin(BOOST_GPIO_Port, BOOST_Pin, GPIO_PIN_SET);
 80004da:	2390      	movs	r3, #144	@ 0x90
 80004dc:	05db      	lsls	r3, r3, #23
 80004de:	2201      	movs	r2, #1
 80004e0:	2120      	movs	r1, #32
 80004e2:	0018      	movs	r0, r3
 80004e4:	f001 fac9 	bl	8001a7a <HAL_GPIO_WritePin>
		  mode = 4;
 80004e8:	4b4a      	ldr	r3, [pc, #296]	@ (8000614 <main+0x1b8>)
 80004ea:	2204      	movs	r2, #4
 80004ec:	701a      	strb	r2, [r3, #0]
    	  next_ping = uwTick + 20000;
 80004ee:	4b4a      	ldr	r3, [pc, #296]	@ (8000618 <main+0x1bc>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a4a      	ldr	r2, [pc, #296]	@ (800061c <main+0x1c0>)
 80004f4:	4694      	mov	ip, r2
 80004f6:	4463      	add	r3, ip
 80004f8:	607b      	str	r3, [r7, #4]
    	  ws2812_demos_tick(&ws2812, 1);
 80004fa:	4b45      	ldr	r3, [pc, #276]	@ (8000610 <main+0x1b4>)
 80004fc:	2101      	movs	r1, #1
 80004fe:	0018      	movs	r0, r3
 8000500:	f000 fd4c 	bl	8000f9c <ws2812_demos_tick>
 8000504:	e7d1      	b.n	80004aa <main+0x4e>
//		  printf("Set mode to 4 active\n");

	  } else if (mode == 0) {
 8000506:	4b43      	ldr	r3, [pc, #268]	@ (8000614 <main+0x1b8>)
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	b2db      	uxtb	r3, r3
 800050c:	2b00      	cmp	r3, #0
 800050e:	d13c      	bne.n	800058a <main+0x12e>
//		  HAL_GPIO_WritePin(EMBEDDED_LED_GPIO_Port, EMBEDDED_LED_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(MOSFET_5V_GPIO_Port, MOSFET_5V_Pin, GPIO_PIN_SET);
 8000510:	2390      	movs	r3, #144	@ 0x90
 8000512:	05db      	lsls	r3, r3, #23
 8000514:	2201      	movs	r2, #1
 8000516:	2180      	movs	r1, #128	@ 0x80
 8000518:	0018      	movs	r0, r3
 800051a:	f001 faae 	bl	8001a7a <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(BOOST_GPIO_Port, BOOST_Pin, GPIO_PIN_RESET);
 800051e:	2390      	movs	r3, #144	@ 0x90
 8000520:	05db      	lsls	r3, r3, #23
 8000522:	2200      	movs	r2, #0
 8000524:	2120      	movs	r1, #32
 8000526:	0018      	movs	r0, r3
 8000528:	f001 faa7 	bl	8001a7a <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 800052c:	20c8      	movs	r0, #200	@ 0xc8
 800052e:	f000 fe69 	bl	8001204 <HAL_Delay>
		  HAL_GPIO_WritePin(BOOST_GPIO_Port, BOOST_Pin, GPIO_PIN_SET);
 8000532:	2390      	movs	r3, #144	@ 0x90
 8000534:	05db      	lsls	r3, r3, #23
 8000536:	2201      	movs	r2, #1
 8000538:	2120      	movs	r1, #32
 800053a:	0018      	movs	r0, r3
 800053c:	f001 fa9d 	bl	8001a7a <HAL_GPIO_WritePin>
		  HAL_Delay(50);
 8000540:	2032      	movs	r0, #50	@ 0x32
 8000542:	f000 fe5f 	bl	8001204 <HAL_Delay>
		  HAL_GPIO_WritePin(BOOST_GPIO_Port, BOOST_Pin, GPIO_PIN_RESET);
 8000546:	2390      	movs	r3, #144	@ 0x90
 8000548:	05db      	lsls	r3, r3, #23
 800054a:	2200      	movs	r2, #0
 800054c:	2120      	movs	r1, #32
 800054e:	0018      	movs	r0, r3
 8000550:	f001 fa93 	bl	8001a7a <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 8000554:	20c8      	movs	r0, #200	@ 0xc8
 8000556:	f000 fe55 	bl	8001204 <HAL_Delay>
		  HAL_GPIO_WritePin(BOOST_GPIO_Port, BOOST_Pin, GPIO_PIN_SET);
 800055a:	2390      	movs	r3, #144	@ 0x90
 800055c:	05db      	lsls	r3, r3, #23
 800055e:	2201      	movs	r2, #1
 8000560:	2120      	movs	r1, #32
 8000562:	0018      	movs	r0, r3
 8000564:	f001 fa89 	bl	8001a7a <HAL_GPIO_WritePin>
		  mode = 3;
 8000568:	4b2a      	ldr	r3, [pc, #168]	@ (8000614 <main+0x1b8>)
 800056a:	2203      	movs	r2, #3
 800056c:	701a      	strb	r2, [r3, #0]

//		  printf("Set mode to 3 inactive\n");
//		  printf("sleep\n");
		  HAL_Delay(200);
 800056e:	20c8      	movs	r0, #200	@ 0xc8
 8000570:	f000 fe48 	bl	8001204 <HAL_Delay>
		  HAL_SuspendTick();
 8000574:	f000 fe6a 	bl	800124c <HAL_SuspendTick>
		  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000578:	2101      	movs	r1, #1
 800057a:	2001      	movs	r0, #1
 800057c:	f001 fab6 	bl	8001aec <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick();
 8000580:	f000 fe72 	bl	8001268 <HAL_ResumeTick>
		  SystemClock_Config();
 8000584:	f000 f84c 	bl	8000620 <SystemClock_Config>
 8000588:	e78f      	b.n	80004aa <main+0x4e>
	  } else if ( mode == 4 ){
 800058a:	4b22      	ldr	r3, [pc, #136]	@ (8000614 <main+0x1b8>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	b2db      	uxtb	r3, r3
 8000590:	2b04      	cmp	r3, #4
 8000592:	d18a      	bne.n	80004aa <main+0x4e>
	      if (uwTick >= next_ping) {
 8000594:	4b20      	ldr	r3, [pc, #128]	@ (8000618 <main+0x1bc>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	429a      	cmp	r2, r3
 800059c:	d816      	bhi.n	80005cc <main+0x170>
			  HAL_GPIO_WritePin(BOOST_GPIO_Port, BOOST_Pin, GPIO_PIN_RESET);
 800059e:	2390      	movs	r3, #144	@ 0x90
 80005a0:	05db      	lsls	r3, r3, #23
 80005a2:	2200      	movs	r2, #0
 80005a4:	2120      	movs	r1, #32
 80005a6:	0018      	movs	r0, r3
 80005a8:	f001 fa67 	bl	8001a7a <HAL_GPIO_WritePin>
			  HAL_Delay(200);
 80005ac:	20c8      	movs	r0, #200	@ 0xc8
 80005ae:	f000 fe29 	bl	8001204 <HAL_Delay>
			  HAL_GPIO_WritePin(BOOST_GPIO_Port, BOOST_Pin, GPIO_PIN_SET);
 80005b2:	2390      	movs	r3, #144	@ 0x90
 80005b4:	05db      	lsls	r3, r3, #23
 80005b6:	2201      	movs	r2, #1
 80005b8:	2120      	movs	r1, #32
 80005ba:	0018      	movs	r0, r3
 80005bc:	f001 fa5d 	bl	8001a7a <HAL_GPIO_WritePin>
//			  printf("ping\n");
	    	  next_ping = uwTick + 20000;
 80005c0:	4b15      	ldr	r3, [pc, #84]	@ (8000618 <main+0x1bc>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a15      	ldr	r2, [pc, #84]	@ (800061c <main+0x1c0>)
 80005c6:	4694      	mov	ip, r2
 80005c8:	4463      	add	r3, ip
 80005ca:	607b      	str	r3, [r7, #4]
	      }
	      now = uwTick;
 80005cc:	4b12      	ldr	r3, [pc, #72]	@ (8000618 <main+0x1bc>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	603b      	str	r3, [r7, #0]

	      if (!(now % 10)) { // Just call every 10th loop
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	210a      	movs	r1, #10
 80005d6:	0018      	movs	r0, r3
 80005d8:	f7ff fe1c 	bl	8000214 <__aeabi_uidivmod>
 80005dc:	1e0b      	subs	r3, r1, #0
 80005de:	d104      	bne.n	80005ea <main+0x18e>
	          ws2812_demos_tick(&ws2812, 0);
 80005e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000610 <main+0x1b4>)
 80005e2:	2100      	movs	r1, #0
 80005e4:	0018      	movs	r0, r3
 80005e6:	f000 fcd9 	bl	8000f9c <ws2812_demos_tick>
	      }


	      if (now >= next_tick) {
 80005ea:	683a      	ldr	r2, [r7, #0]
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d307      	bcc.n	8000602 <main+0x1a6>
//	          printf("Tick %lu (count = %lu dma = %lu dat = %lu)\n", now / 1000, loop_count, ws2812.dma_cbs, ws2812.dat_cbs);
	          loop_count = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	60bb      	str	r3, [r7, #8]
	          next_tick = now + 1000;
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	22fa      	movs	r2, #250	@ 0xfa
 80005fa:	0092      	lsls	r2, r2, #2
 80005fc:	4694      	mov	ip, r2
 80005fe:	4463      	add	r3, ip
 8000600:	60fb      	str	r3, [r7, #12]
	      }

	      ++loop_count;
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	3301      	adds	r3, #1
 8000606:	60bb      	str	r3, [r7, #8]
	  if(mode == 1) {
 8000608:	e74f      	b.n	80004aa <main+0x4e>
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	20000080 	.word	0x20000080
 8000610:	20000194 	.word	0x20000194
 8000614:	20000000 	.word	0x20000000
 8000618:	20000228 	.word	0x20000228
 800061c:	00004e20 	.word	0x00004e20

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b095      	sub	sp, #84	@ 0x54
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	2420      	movs	r4, #32
 8000628:	193b      	adds	r3, r7, r4
 800062a:	0018      	movs	r0, r3
 800062c:	2330      	movs	r3, #48	@ 0x30
 800062e:	001a      	movs	r2, r3
 8000630:	2100      	movs	r1, #0
 8000632:	f003 fc65 	bl	8003f00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000636:	2310      	movs	r3, #16
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	0018      	movs	r0, r3
 800063c:	2310      	movs	r3, #16
 800063e:	001a      	movs	r2, r3
 8000640:	2100      	movs	r1, #0
 8000642:	f003 fc5d 	bl	8003f00 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000646:	003b      	movs	r3, r7
 8000648:	0018      	movs	r0, r3
 800064a:	2310      	movs	r3, #16
 800064c:	001a      	movs	r2, r3
 800064e:	2100      	movs	r1, #0
 8000650:	f003 fc56 	bl	8003f00 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000654:	0021      	movs	r1, r4
 8000656:	187b      	adds	r3, r7, r1
 8000658:	2202      	movs	r2, #2
 800065a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065c:	187b      	adds	r3, r7, r1
 800065e:	2201      	movs	r2, #1
 8000660:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000662:	187b      	adds	r3, r7, r1
 8000664:	2210      	movs	r2, #16
 8000666:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000668:	187b      	adds	r3, r7, r1
 800066a:	2202      	movs	r2, #2
 800066c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800066e:	187b      	adds	r3, r7, r1
 8000670:	2200      	movs	r2, #0
 8000672:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 8000674:	187b      	adds	r3, r7, r1
 8000676:	22c0      	movs	r2, #192	@ 0xc0
 8000678:	0312      	lsls	r2, r2, #12
 800067a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2200      	movs	r2, #0
 8000680:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000682:	187b      	adds	r3, r7, r1
 8000684:	0018      	movs	r0, r3
 8000686:	f001 fa65 	bl	8001b54 <HAL_RCC_OscConfig>
 800068a:	1e03      	subs	r3, r0, #0
 800068c:	d001      	beq.n	8000692 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800068e:	f000 f98f 	bl	80009b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000692:	2110      	movs	r1, #16
 8000694:	187b      	adds	r3, r7, r1
 8000696:	2207      	movs	r2, #7
 8000698:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2202      	movs	r2, #2
 800069e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2200      	movs	r2, #0
 80006aa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2100      	movs	r1, #0
 80006b0:	0018      	movs	r0, r3
 80006b2:	f001 fd69 	bl	8002188 <HAL_RCC_ClockConfig>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006ba:	f000 f979 	bl	80009b0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80006be:	003b      	movs	r3, r7
 80006c0:	2201      	movs	r2, #1
 80006c2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80006c4:	003b      	movs	r3, r7
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006ca:	003b      	movs	r3, r7
 80006cc:	0018      	movs	r0, r3
 80006ce:	f001 fe9f 	bl	8002410 <HAL_RCCEx_PeriphCLKConfig>
 80006d2:	1e03      	subs	r3, r0, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0xba>
  {
    Error_Handler();
 80006d6:	f000 f96b 	bl	80009b0 <Error_Handler>
  }
}
 80006da:	46c0      	nop			@ (mov r8, r8)
 80006dc:	46bd      	mov	sp, r7
 80006de:	b015      	add	sp, #84	@ 0x54
 80006e0:	bd90      	pop	{r4, r7, pc}
	...

080006e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b08e      	sub	sp, #56	@ 0x38
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006ea:	2328      	movs	r3, #40	@ 0x28
 80006ec:	18fb      	adds	r3, r7, r3
 80006ee:	0018      	movs	r0, r3
 80006f0:	2310      	movs	r3, #16
 80006f2:	001a      	movs	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	f003 fc03 	bl	8003f00 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006fa:	2320      	movs	r3, #32
 80006fc:	18fb      	adds	r3, r7, r3
 80006fe:	0018      	movs	r0, r3
 8000700:	2308      	movs	r3, #8
 8000702:	001a      	movs	r2, r3
 8000704:	2100      	movs	r1, #0
 8000706:	f003 fbfb 	bl	8003f00 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	0018      	movs	r0, r3
 800070e:	231c      	movs	r3, #28
 8000710:	001a      	movs	r2, r3
 8000712:	2100      	movs	r1, #0
 8000714:	f003 fbf4 	bl	8003f00 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000718:	4b2f      	ldr	r3, [pc, #188]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 800071a:	4a30      	ldr	r2, [pc, #192]	@ (80007dc <MX_TIM3_Init+0xf8>)
 800071c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800071e:	4b2e      	ldr	r3, [pc, #184]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 8000720:	2200      	movs	r2, #0
 8000722:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000724:	4b2c      	ldr	r3, [pc, #176]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = LED_CNT;
 800072a:	4b2b      	ldr	r3, [pc, #172]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 800072c:	2218      	movs	r2, #24
 800072e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000730:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 8000732:	2200      	movs	r2, #0
 8000734:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000736:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800073c:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 800073e:	0018      	movs	r0, r3
 8000740:	f001 ff34 	bl	80025ac <HAL_TIM_Base_Init>
 8000744:	1e03      	subs	r3, r0, #0
 8000746:	d001      	beq.n	800074c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000748:	f000 f932 	bl	80009b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800074c:	2128      	movs	r1, #40	@ 0x28
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2280      	movs	r2, #128	@ 0x80
 8000752:	0152      	lsls	r2, r2, #5
 8000754:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000756:	187a      	adds	r2, r7, r1
 8000758:	4b1f      	ldr	r3, [pc, #124]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 800075a:	0011      	movs	r1, r2
 800075c:	0018      	movs	r0, r3
 800075e:	f002 fa3d 	bl	8002bdc <HAL_TIM_ConfigClockSource>
 8000762:	1e03      	subs	r3, r0, #0
 8000764:	d001      	beq.n	800076a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000766:	f000 f923 	bl	80009b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800076a:	4b1b      	ldr	r3, [pc, #108]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 800076c:	0018      	movs	r0, r3
 800076e:	f001 ff6d 	bl	800264c <HAL_TIM_PWM_Init>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d001      	beq.n	800077a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000776:	f000 f91b 	bl	80009b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800077a:	2120      	movs	r1, #32
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2220      	movs	r2, #32
 8000780:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000788:	187a      	adds	r2, r7, r1
 800078a:	4b13      	ldr	r3, [pc, #76]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 800078c:	0011      	movs	r1, r2
 800078e:	0018      	movs	r0, r3
 8000790:	f002 fef6 	bl	8003580 <HAL_TIMEx_MasterConfigSynchronization>
 8000794:	1e03      	subs	r3, r0, #0
 8000796:	d001      	beq.n	800079c <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000798:	f000 f90a 	bl	80009b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2260      	movs	r2, #96	@ 0x60
 80007a0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	2200      	movs	r2, #0
 80007a6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007a8:	1d3b      	adds	r3, r7, #4
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007b4:	1d39      	adds	r1, r7, #4
 80007b6:	4b08      	ldr	r3, [pc, #32]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	0018      	movs	r0, r3
 80007bc:	f002 f948 	bl	8002a50 <HAL_TIM_PWM_ConfigChannel>
 80007c0:	1e03      	subs	r3, r0, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80007c4:	f000 f8f4 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007c8:	4b03      	ldr	r3, [pc, #12]	@ (80007d8 <MX_TIM3_Init+0xf4>)
 80007ca:	0018      	movs	r0, r3
 80007cc:	f000 f96a 	bl	8000aa4 <HAL_TIM_MspPostInit>

}
 80007d0:	46c0      	nop			@ (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	b00e      	add	sp, #56	@ 0x38
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	20000080 	.word	0x20000080
 80007dc:	40000400 	.word	0x40000400

080007e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007e4:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 80007e6:	4a15      	ldr	r2, [pc, #84]	@ (800083c <MX_USART1_UART_Init+0x5c>)
 80007e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80007ea:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 80007ec:	2296      	movs	r2, #150	@ 0x96
 80007ee:	0192      	lsls	r2, r2, #6
 80007f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000804:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000806:	220c      	movs	r2, #12
 8000808:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080a:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000816:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800081c:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000822:	4b05      	ldr	r3, [pc, #20]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000824:	0018      	movs	r0, r3
 8000826:	f002 ff03 	bl	8003630 <HAL_UART_Init>
 800082a:	1e03      	subs	r3, r0, #0
 800082c:	d001      	beq.n	8000832 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800082e:	f000 f8bf 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	2000010c 	.word	0x2000010c
 800083c:	40013800 	.word	0x40013800

08000840 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000846:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_DMA_Init+0x38>)
 8000848:	695a      	ldr	r2, [r3, #20]
 800084a:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <MX_DMA_Init+0x38>)
 800084c:	2101      	movs	r1, #1
 800084e:	430a      	orrs	r2, r1
 8000850:	615a      	str	r2, [r3, #20]
 8000852:	4b09      	ldr	r3, [pc, #36]	@ (8000878 <MX_DMA_Init+0x38>)
 8000854:	695b      	ldr	r3, [r3, #20]
 8000856:	2201      	movs	r2, #1
 8000858:	4013      	ands	r3, r2
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800085e:	2200      	movs	r2, #0
 8000860:	2100      	movs	r1, #0
 8000862:	200b      	movs	r0, #11
 8000864:	f000 fdba 	bl	80013dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000868:	200b      	movs	r0, #11
 800086a:	f000 fdcc 	bl	8001406 <HAL_NVIC_EnableIRQ>

}
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	b002      	add	sp, #8
 8000874:	bd80      	pop	{r7, pc}
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	40021000 	.word	0x40021000

0800087c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800087c:	b590      	push	{r4, r7, lr}
 800087e:	b089      	sub	sp, #36	@ 0x24
 8000880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000882:	240c      	movs	r4, #12
 8000884:	193b      	adds	r3, r7, r4
 8000886:	0018      	movs	r0, r3
 8000888:	2314      	movs	r3, #20
 800088a:	001a      	movs	r2, r3
 800088c:	2100      	movs	r1, #0
 800088e:	f003 fb37 	bl	8003f00 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000892:	4b2d      	ldr	r3, [pc, #180]	@ (8000948 <MX_GPIO_Init+0xcc>)
 8000894:	695a      	ldr	r2, [r3, #20]
 8000896:	4b2c      	ldr	r3, [pc, #176]	@ (8000948 <MX_GPIO_Init+0xcc>)
 8000898:	2180      	movs	r1, #128	@ 0x80
 800089a:	0289      	lsls	r1, r1, #10
 800089c:	430a      	orrs	r2, r1
 800089e:	615a      	str	r2, [r3, #20]
 80008a0:	4b29      	ldr	r3, [pc, #164]	@ (8000948 <MX_GPIO_Init+0xcc>)
 80008a2:	695a      	ldr	r2, [r3, #20]
 80008a4:	2380      	movs	r3, #128	@ 0x80
 80008a6:	029b      	lsls	r3, r3, #10
 80008a8:	4013      	ands	r3, r2
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ae:	4b26      	ldr	r3, [pc, #152]	@ (8000948 <MX_GPIO_Init+0xcc>)
 80008b0:	695a      	ldr	r2, [r3, #20]
 80008b2:	4b25      	ldr	r3, [pc, #148]	@ (8000948 <MX_GPIO_Init+0xcc>)
 80008b4:	2180      	movs	r1, #128	@ 0x80
 80008b6:	02c9      	lsls	r1, r1, #11
 80008b8:	430a      	orrs	r2, r1
 80008ba:	615a      	str	r2, [r3, #20]
 80008bc:	4b22      	ldr	r3, [pc, #136]	@ (8000948 <MX_GPIO_Init+0xcc>)
 80008be:	695a      	ldr	r2, [r3, #20]
 80008c0:	2380      	movs	r3, #128	@ 0x80
 80008c2:	02db      	lsls	r3, r3, #11
 80008c4:	4013      	ands	r3, r2
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EMBEDDED_LED_GPIO_Port, EMBEDDED_LED_Pin, GPIO_PIN_SET);
 80008ca:	2390      	movs	r3, #144	@ 0x90
 80008cc:	05db      	lsls	r3, r3, #23
 80008ce:	2201      	movs	r2, #1
 80008d0:	2110      	movs	r1, #16
 80008d2:	0018      	movs	r0, r3
 80008d4:	f001 f8d1 	bl	8001a7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BOOST_Pin|MOSFET_5V_Pin, GPIO_PIN_RESET);
 80008d8:	2390      	movs	r3, #144	@ 0x90
 80008da:	05db      	lsls	r3, r3, #23
 80008dc:	2200      	movs	r2, #0
 80008de:	21a0      	movs	r1, #160	@ 0xa0
 80008e0:	0018      	movs	r0, r3
 80008e2:	f001 f8ca 	bl	8001a7a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EMBEDDED_LED_Pin BOOST_Pin MOSFET_5V_Pin */
  GPIO_InitStruct.Pin = EMBEDDED_LED_Pin|BOOST_Pin|MOSFET_5V_Pin;
 80008e6:	193b      	adds	r3, r7, r4
 80008e8:	22b0      	movs	r2, #176	@ 0xb0
 80008ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	193b      	adds	r3, r7, r4
 80008ee:	2201      	movs	r2, #1
 80008f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	2201      	movs	r2, #1
 80008f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	193b      	adds	r3, r7, r4
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fe:	193a      	adds	r2, r7, r4
 8000900:	2390      	movs	r3, #144	@ 0x90
 8000902:	05db      	lsls	r3, r3, #23
 8000904:	0011      	movs	r1, r2
 8000906:	0018      	movs	r0, r3
 8000908:	f000 ff32 	bl	8001770 <HAL_GPIO_Init>

  /*Configure GPIO pin : TSWITCH_Pin */
  GPIO_InitStruct.Pin = TSWITCH_Pin;
 800090c:	0021      	movs	r1, r4
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2202      	movs	r2, #2
 8000912:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000914:	187b      	adds	r3, r7, r1
 8000916:	22c4      	movs	r2, #196	@ 0xc4
 8000918:	0392      	lsls	r2, r2, #14
 800091a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2202      	movs	r2, #2
 8000920:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TSWITCH_GPIO_Port, &GPIO_InitStruct);
 8000922:	187b      	adds	r3, r7, r1
 8000924:	4a09      	ldr	r2, [pc, #36]	@ (800094c <MX_GPIO_Init+0xd0>)
 8000926:	0019      	movs	r1, r3
 8000928:	0010      	movs	r0, r2
 800092a:	f000 ff21 	bl	8001770 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800092e:	2200      	movs	r2, #0
 8000930:	2100      	movs	r1, #0
 8000932:	2005      	movs	r0, #5
 8000934:	f000 fd52 	bl	80013dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000938:	2005      	movs	r0, #5
 800093a:	f000 fd64 	bl	8001406 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	46bd      	mov	sp, r7
 8000942:	b009      	add	sp, #36	@ 0x24
 8000944:	bd90      	pop	{r4, r7, pc}
 8000946:	46c0      	nop			@ (mov r8, r8)
 8000948:	40021000 	.word	0x40021000
 800094c:	48000400 	.word	0x48000400

08000950 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	0002      	movs	r2, r0
 8000958:	1dbb      	adds	r3, r7, #6
 800095a:	801a      	strh	r2, [r3, #0]

    if (GPIO_Pin == TSWITCH_Pin) {
 800095c:	1dbb      	adds	r3, r7, #6
 800095e:	881b      	ldrh	r3, [r3, #0]
 8000960:	2b02      	cmp	r3, #2
 8000962:	d11c      	bne.n	800099e <HAL_GPIO_EXTI_Callback+0x4e>
        if (HAL_GPIO_ReadPin(TSWITCH_GPIO_Port, TSWITCH_Pin) == GPIO_PIN_SET) {
 8000964:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <HAL_GPIO_EXTI_Callback+0x58>)
 8000966:	2102      	movs	r1, #2
 8000968:	0018      	movs	r0, r3
 800096a:	f001 f869 	bl	8001a40 <HAL_GPIO_ReadPin>
 800096e:	0003      	movs	r3, r0
 8000970:	2b01      	cmp	r3, #1
 8000972:	d114      	bne.n	800099e <HAL_GPIO_EXTI_Callback+0x4e>
        	if( mode == 4 ){
 8000974:	4b0d      	ldr	r3, [pc, #52]	@ (80009ac <HAL_GPIO_EXTI_Callback+0x5c>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b2db      	uxtb	r3, r3
 800097a:	2b04      	cmp	r3, #4
 800097c:	d103      	bne.n	8000986 <HAL_GPIO_EXTI_Callback+0x36>
        		mode = 0;
 800097e:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <HAL_GPIO_EXTI_Callback+0x5c>)
 8000980:	2200      	movs	r2, #0
 8000982:	701a      	strb	r2, [r3, #0]
//        		printf("Set mode to 1 activate\n");
        	}
        }

    }
}
 8000984:	e00b      	b.n	800099e <HAL_GPIO_EXTI_Callback+0x4e>
        	} else if (mode ==3) {
 8000986:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <HAL_GPIO_EXTI_Callback+0x5c>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	b2db      	uxtb	r3, r3
 800098c:	2b03      	cmp	r3, #3
 800098e:	d106      	bne.n	800099e <HAL_GPIO_EXTI_Callback+0x4e>
        		mode = 1;
 8000990:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <HAL_GPIO_EXTI_Callback+0x5c>)
 8000992:	2201      	movs	r2, #1
 8000994:	701a      	strb	r2, [r3, #0]
        		HAL_ResumeTick();
 8000996:	f000 fc67 	bl	8001268 <HAL_ResumeTick>
        		SystemClock_Config();
 800099a:	f7ff fe41 	bl	8000620 <SystemClock_Config>
}
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	48000400 	.word	0x48000400
 80009ac:	20000000 	.word	0x20000000

080009b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b4:	b672      	cpsid	i
}
 80009b6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b8:	46c0      	nop			@ (mov r8, r8)
 80009ba:	e7fd      	b.n	80009b8 <Error_Handler+0x8>

080009bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a00 <HAL_MspInit+0x44>)
 80009c4:	699a      	ldr	r2, [r3, #24]
 80009c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <HAL_MspInit+0x44>)
 80009c8:	2101      	movs	r1, #1
 80009ca:	430a      	orrs	r2, r1
 80009cc:	619a      	str	r2, [r3, #24]
 80009ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <HAL_MspInit+0x44>)
 80009d0:	699b      	ldr	r3, [r3, #24]
 80009d2:	2201      	movs	r2, #1
 80009d4:	4013      	ands	r3, r2
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009da:	4b09      	ldr	r3, [pc, #36]	@ (8000a00 <HAL_MspInit+0x44>)
 80009dc:	69da      	ldr	r2, [r3, #28]
 80009de:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <HAL_MspInit+0x44>)
 80009e0:	2180      	movs	r1, #128	@ 0x80
 80009e2:	0549      	lsls	r1, r1, #21
 80009e4:	430a      	orrs	r2, r1
 80009e6:	61da      	str	r2, [r3, #28]
 80009e8:	4b05      	ldr	r3, [pc, #20]	@ (8000a00 <HAL_MspInit+0x44>)
 80009ea:	69da      	ldr	r2, [r3, #28]
 80009ec:	2380      	movs	r3, #128	@ 0x80
 80009ee:	055b      	lsls	r3, r3, #21
 80009f0:	4013      	ands	r3, r2
 80009f2:	603b      	str	r3, [r7, #0]
 80009f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	46bd      	mov	sp, r7
 80009fa:	b002      	add	sp, #8
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	46c0      	nop			@ (mov r8, r8)
 8000a00:	40021000 	.word	0x40021000

08000a04 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a20      	ldr	r2, [pc, #128]	@ (8000a94 <HAL_TIM_Base_MspInit+0x90>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d139      	bne.n	8000a8a <HAL_TIM_Base_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a16:	4b20      	ldr	r3, [pc, #128]	@ (8000a98 <HAL_TIM_Base_MspInit+0x94>)
 8000a18:	69da      	ldr	r2, [r3, #28]
 8000a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a98 <HAL_TIM_Base_MspInit+0x94>)
 8000a1c:	2102      	movs	r1, #2
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	61da      	str	r2, [r3, #28]
 8000a22:	4b1d      	ldr	r3, [pc, #116]	@ (8000a98 <HAL_TIM_Base_MspInit+0x94>)
 8000a24:	69db      	ldr	r3, [r3, #28]
 8000a26:	2202      	movs	r2, #2
 8000a28:	4013      	ands	r3, r2
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 8000a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a30:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa0 <HAL_TIM_Base_MspInit+0x9c>)
 8000a32:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a34:	4b19      	ldr	r3, [pc, #100]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a36:	2210      	movs	r2, #16
 8000a38:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a3a:	4b18      	ldr	r3, [pc, #96]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000a40:	4b16      	ldr	r3, [pc, #88]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a42:	2280      	movs	r2, #128	@ 0x80
 8000a44:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a46:	4b15      	ldr	r3, [pc, #84]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a48:	2280      	movs	r2, #128	@ 0x80
 8000a4a:	0052      	lsls	r2, r2, #1
 8000a4c:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a4e:	4b13      	ldr	r3, [pc, #76]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a50:	2280      	movs	r2, #128	@ 0x80
 8000a52:	00d2      	lsls	r2, r2, #3
 8000a54:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8000a56:	4b11      	ldr	r3, [pc, #68]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a58:	2220      	movs	r2, #32
 8000a5a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8000a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000a62:	4b0e      	ldr	r3, [pc, #56]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a64:	0018      	movs	r0, r3
 8000a66:	f000 fceb 	bl	8001440 <HAL_DMA_Init>
 8000a6a:	1e03      	subs	r3, r0, #0
 8000a6c:	d001      	beq.n	8000a72 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8000a6e:	f7ff ff9f 	bl	80009b0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4a09      	ldr	r2, [pc, #36]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a76:	625a      	str	r2, [r3, #36]	@ 0x24
 8000a78:	4b08      	ldr	r3, [pc, #32]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4a06      	ldr	r2, [pc, #24]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a82:	639a      	str	r2, [r3, #56]	@ 0x38
 8000a84:	4b05      	ldr	r3, [pc, #20]	@ (8000a9c <HAL_TIM_Base_MspInit+0x98>)
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000a8a:	46c0      	nop			@ (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	b004      	add	sp, #16
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			@ (mov r8, r8)
 8000a94:	40000400 	.word	0x40000400
 8000a98:	40021000 	.word	0x40021000
 8000a9c:	200000c8 	.word	0x200000c8
 8000aa0:	40020044 	.word	0x40020044

08000aa4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b089      	sub	sp, #36	@ 0x24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	240c      	movs	r4, #12
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	2314      	movs	r3, #20
 8000ab4:	001a      	movs	r2, r3
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	f003 fa22 	bl	8003f00 <memset>
  if(htim->Instance==TIM3)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a15      	ldr	r2, [pc, #84]	@ (8000b18 <HAL_TIM_MspPostInit+0x74>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d124      	bne.n	8000b10 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <HAL_TIM_MspPostInit+0x78>)
 8000ac8:	695a      	ldr	r2, [r3, #20]
 8000aca:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <HAL_TIM_MspPostInit+0x78>)
 8000acc:	2180      	movs	r1, #128	@ 0x80
 8000ace:	0289      	lsls	r1, r1, #10
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	615a      	str	r2, [r3, #20]
 8000ad4:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <HAL_TIM_MspPostInit+0x78>)
 8000ad6:	695a      	ldr	r2, [r3, #20]
 8000ad8:	2380      	movs	r3, #128	@ 0x80
 8000ada:	029b      	lsls	r3, r3, #10
 8000adc:	4013      	ands	r3, r2
 8000ade:	60bb      	str	r3, [r7, #8]
 8000ae0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = RGB_LED_Pin;
 8000ae2:	0021      	movs	r1, r4
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2240      	movs	r2, #64	@ 0x40
 8000ae8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2202      	movs	r2, #2
 8000aee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2200      	movs	r2, #0
 8000afa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2201      	movs	r2, #1
 8000b00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(RGB_LED_GPIO_Port, &GPIO_InitStruct);
 8000b02:	187a      	adds	r2, r7, r1
 8000b04:	2390      	movs	r3, #144	@ 0x90
 8000b06:	05db      	lsls	r3, r3, #23
 8000b08:	0011      	movs	r1, r2
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f000 fe30 	bl	8001770 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b009      	add	sp, #36	@ 0x24
 8000b16:	bd90      	pop	{r4, r7, pc}
 8000b18:	40000400 	.word	0x40000400
 8000b1c:	40021000 	.word	0x40021000

08000b20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b08b      	sub	sp, #44	@ 0x2c
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	2414      	movs	r4, #20
 8000b2a:	193b      	adds	r3, r7, r4
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	2314      	movs	r3, #20
 8000b30:	001a      	movs	r2, r3
 8000b32:	2100      	movs	r1, #0
 8000b34:	f003 f9e4 	bl	8003f00 <memset>
  if(huart->Instance==USART1)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8000bb4 <HAL_UART_MspInit+0x94>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d133      	bne.n	8000baa <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b42:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b44:	699a      	ldr	r2, [r3, #24]
 8000b46:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b48:	2180      	movs	r1, #128	@ 0x80
 8000b4a:	01c9      	lsls	r1, r1, #7
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	619a      	str	r2, [r3, #24]
 8000b50:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b52:	699a      	ldr	r2, [r3, #24]
 8000b54:	2380      	movs	r3, #128	@ 0x80
 8000b56:	01db      	lsls	r3, r3, #7
 8000b58:	4013      	ands	r3, r2
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b60:	695a      	ldr	r2, [r3, #20]
 8000b62:	4b15      	ldr	r3, [pc, #84]	@ (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b64:	2180      	movs	r1, #128	@ 0x80
 8000b66:	0289      	lsls	r1, r1, #10
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	615a      	str	r2, [r3, #20]
 8000b6c:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b6e:	695a      	ldr	r2, [r3, #20]
 8000b70:	2380      	movs	r3, #128	@ 0x80
 8000b72:	029b      	lsls	r3, r3, #10
 8000b74:	4013      	ands	r3, r2
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b7a:	193b      	adds	r3, r7, r4
 8000b7c:	22c0      	movs	r2, #192	@ 0xc0
 8000b7e:	00d2      	lsls	r2, r2, #3
 8000b80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b82:	0021      	movs	r1, r4
 8000b84:	187b      	adds	r3, r7, r1
 8000b86:	2202      	movs	r2, #2
 8000b88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b90:	187b      	adds	r3, r7, r1
 8000b92:	2203      	movs	r2, #3
 8000b94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000b96:	187b      	adds	r3, r7, r1
 8000b98:	2201      	movs	r2, #1
 8000b9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9c:	187a      	adds	r2, r7, r1
 8000b9e:	2390      	movs	r3, #144	@ 0x90
 8000ba0:	05db      	lsls	r3, r3, #23
 8000ba2:	0011      	movs	r1, r2
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f000 fde3 	bl	8001770 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000baa:	46c0      	nop			@ (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b00b      	add	sp, #44	@ 0x2c
 8000bb0:	bd90      	pop	{r4, r7, pc}
 8000bb2:	46c0      	nop			@ (mov r8, r8)
 8000bb4:	40013800 	.word	0x40013800
 8000bb8:	40021000 	.word	0x40021000

08000bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc0:	46c0      	nop			@ (mov r8, r8)
 8000bc2:	e7fd      	b.n	8000bc0 <NMI_Handler+0x4>

08000bc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc8:	46c0      	nop			@ (mov r8, r8)
 8000bca:	e7fd      	b.n	8000bc8 <HardFault_Handler+0x4>

08000bcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bd0:	46c0      	nop			@ (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be4:	f000 faf2 	bl	80011cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be8:	46c0      	nop			@ (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TSWITCH_Pin);
 8000bf2:	2002      	movs	r0, #2
 8000bf4:	f000 ff5e 	bl	8001ab4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000bf8:	46c0      	nop			@ (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8000c04:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000c06:	0018      	movs	r0, r3
 8000c08:	f000 fcc8 	bl	800159c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000c0c:	46c0      	nop			@ (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	200000c8 	.word	0x200000c8

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	@ (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	@ (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	@ (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	18d3      	adds	r3, r2, r3
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f003 f974 	bl	8003f34 <__errno>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	2301      	movs	r3, #1
 8000c54:	425b      	negs	r3, r3
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	18d2      	adds	r2, r2, r3
 8000c66:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <_sbrk+0x64>)
 8000c68:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b006      	add	sp, #24
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20001000 	.word	0x20001000
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	20000214 	.word	0x20000214
 8000c80:	20000378 	.word	0x20000378

08000c84 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c88:	46c0      	nop			@ (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <ws2812_update_buffer>:
/*
 * Update next 24 bits in the dma buffer - assume dma_buffer_pointer is pointing
 * to the buffer that is safe to update.  The dma_buffer_pointer and the call to
 * this function is handled by the dma callbacks.
 */
inline void ws2812_update_buffer(ws2812_handleTypeDef *ws2812, uint16_t *dma_buffer_pointer) {
 8000c90:	b590      	push	{r4, r7, lr}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]

    // A simple state machine - we're either resetting (two buffers worth of zeros),
    // idle (just winging out zero buffers) or
    // we are transmitting data for the "current" led.

    ++ws2812->dma_cbs;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000c9e:	1c5a      	adds	r2, r3, #1
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	679a      	str	r2, [r3, #120]	@ 0x78

    if (ws2812->led_state == LED_RES) { // Latch state - 10 or more full buffers of zeros
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2270      	movs	r2, #112	@ 0x70
 8000ca8:	5c9b      	ldrb	r3, [r3, r2]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d137      	bne.n	8000d1e <ws2812_update_buffer+0x8e>

        // This one is simple - we got a bunch of zeros of the right size - just throw
        // that into the buffer.  Twice will do (two half buffers).
        if (ws2812->zero_halves < 2) {
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2274      	movs	r2, #116	@ 0x74
 8000cb2:	5c9b      	ldrb	r3, [r3, r2]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d80d      	bhi.n	8000cd4 <ws2812_update_buffer+0x44>
            memset(dma_buffer_pointer, 0, 2 * BUFFER_SIZE); // Fill the buffer with zeros
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	2230      	movs	r2, #48	@ 0x30
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f003 f91e 	bl	8003f00 <memset>
            ws2812->zero_halves++; // We only need to update two half buffers
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2274      	movs	r2, #116	@ 0x74
 8000cc8:	5c9b      	ldrb	r3, [r3, r2]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	b2d9      	uxtb	r1, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2274      	movs	r2, #116	@ 0x74
 8000cd2:	5499      	strb	r1, [r3, r2]
        }

        ws2812->res_cnt++;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2272      	movs	r2, #114	@ 0x72
 8000cd8:	5c9b      	ldrb	r3, [r3, r2]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	b2d9      	uxtb	r1, r3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2272      	movs	r2, #114	@ 0x72
 8000ce2:	5499      	strb	r1, [r3, r2]

        if (ws2812->res_cnt >= LED_RESET_CYCLES) { // done enough reset cycles - move to next state
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2272      	movs	r2, #114	@ 0x72
 8000ce8:	5c9b      	ldrb	r3, [r3, r2]
 8000cea:	2b09      	cmp	r3, #9
 8000cec:	d800      	bhi.n	8000cf0 <ws2812_update_buffer+0x60>
 8000cee:	e07a      	b.n	8000de6 <ws2812_update_buffer+0x156>
            ws2812->led_cnt = 0;	// prepare to send data
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2271      	movs	r2, #113	@ 0x71
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	5499      	strb	r1, [r3, r2]
            if (ws2812->is_dirty) {
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2273      	movs	r2, #115	@ 0x73
 8000cfc:	5c9b      	ldrb	r3, [r3, r2]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d008      	beq.n	8000d14 <ws2812_update_buffer+0x84>
                ws2812->is_dirty = false;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2273      	movs	r2, #115	@ 0x73
 8000d06:	2100      	movs	r1, #0
 8000d08:	5499      	strb	r1, [r3, r2]
                ws2812->led_state = LED_DAT;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2270      	movs	r2, #112	@ 0x70
 8000d0e:	2102      	movs	r1, #2
 8000d10:	5499      	strb	r1, [r3, r2]

#ifdef BUFF_GPIO_Port
	HAL_GPIO_WritePin(BUFF_GPIO_Port, BUFF_Pin, GPIO_PIN_RESET);
#endif

}
 8000d12:	e068      	b.n	8000de6 <ws2812_update_buffer+0x156>
                ws2812->led_state = LED_IDL;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2270      	movs	r2, #112	@ 0x70
 8000d18:	2101      	movs	r1, #1
 8000d1a:	5499      	strb	r1, [r3, r2]
}
 8000d1c:	e063      	b.n	8000de6 <ws2812_update_buffer+0x156>
    } else if (ws2812->led_state == LED_IDL) { // idle state
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2270      	movs	r2, #112	@ 0x70
 8000d22:	5c9b      	ldrb	r3, [r3, r2]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d10d      	bne.n	8000d44 <ws2812_update_buffer+0xb4>
        if (ws2812->is_dirty) { // we do nothing here except waiting for a dirty flag
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2273      	movs	r2, #115	@ 0x73
 8000d2c:	5c9b      	ldrb	r3, [r3, r2]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d059      	beq.n	8000de6 <ws2812_update_buffer+0x156>
            ws2812->is_dirty = false;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2273      	movs	r2, #115	@ 0x73
 8000d36:	2100      	movs	r1, #0
 8000d38:	5499      	strb	r1, [r3, r2]
            ws2812->led_state = LED_DAT; // when dirty - start processing data
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2270      	movs	r2, #112	@ 0x70
 8000d3e:	2102      	movs	r1, #2
 8000d40:	5499      	strb	r1, [r3, r2]
}
 8000d42:	e050      	b.n	8000de6 <ws2812_update_buffer+0x156>
        ++ws2812->dat_cbs;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000d48:	1c5a      	adds	r2, r3, #1
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	67da      	str	r2, [r3, #124]	@ 0x7c
        uint8_t *led = (uint8_t*) &ws2812->led[3 * ws2812->led_cnt];
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2171      	movs	r1, #113	@ 0x71
 8000d56:	5c5b      	ldrb	r3, [r3, r1]
 8000d58:	0019      	movs	r1, r3
 8000d5a:	000b      	movs	r3, r1
 8000d5c:	005b      	lsls	r3, r3, #1
 8000d5e:	185b      	adds	r3, r3, r1
 8000d60:	18d3      	adds	r3, r2, r3
 8000d62:	60bb      	str	r3, [r7, #8]
        for (uint8_t c = 0; c < 3; c++) { // Deal with the 3 color leds in one led package
 8000d64:	230f      	movs	r3, #15
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	2200      	movs	r2, #0
 8000d6a:	701a      	strb	r2, [r3, #0]
 8000d6c:	e015      	b.n	8000d9a <ws2812_update_buffer+0x10a>
            memcpy(dma_buffer_pointer, color_value[led[c]], 16); // Lookup the actual buffer data
 8000d6e:	240f      	movs	r4, #15
 8000d70:	193b      	adds	r3, r7, r4
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	68ba      	ldr	r2, [r7, #8]
 8000d76:	18d3      	adds	r3, r2, r3
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	011a      	lsls	r2, r3, #4
 8000d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <ws2812_update_buffer+0x160>)
 8000d7e:	18d1      	adds	r1, r2, r3
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	2210      	movs	r2, #16
 8000d84:	0018      	movs	r0, r3
 8000d86:	f003 f901 	bl	8003f8c <memcpy>
            dma_buffer_pointer += 8; // next 8 bytes
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	3310      	adds	r3, #16
 8000d8e:	603b      	str	r3, [r7, #0]
        for (uint8_t c = 0; c < 3; c++) { // Deal with the 3 color leds in one led package
 8000d90:	193b      	adds	r3, r7, r4
 8000d92:	781a      	ldrb	r2, [r3, #0]
 8000d94:	193b      	adds	r3, r7, r4
 8000d96:	3201      	adds	r2, #1
 8000d98:	701a      	strb	r2, [r3, #0]
 8000d9a:	230f      	movs	r3, #15
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d9e4      	bls.n	8000d6e <ws2812_update_buffer+0xde>
        ws2812->led_cnt++; // Next led
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2271      	movs	r2, #113	@ 0x71
 8000da8:	5c9b      	ldrb	r3, [r3, r2]
 8000daa:	3301      	adds	r3, #1
 8000dac:	b2d9      	uxtb	r1, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2271      	movs	r2, #113	@ 0x71
 8000db2:	5499      	strb	r1, [r3, r2]
        if (ws2812->led_cnt >= ws2812->leds) { // reached top
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2271      	movs	r2, #113	@ 0x71
 8000db8:	5c9b      	ldrb	r3, [r3, r2]
 8000dba:	0019      	movs	r1, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2268      	movs	r2, #104	@ 0x68
 8000dc0:	5a9b      	ldrh	r3, [r3, r2]
 8000dc2:	4299      	cmp	r1, r3
 8000dc4:	d30f      	bcc.n	8000de6 <ws2812_update_buffer+0x156>
            ws2812->led_cnt = 0; // back to first
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2271      	movs	r2, #113	@ 0x71
 8000dca:	2100      	movs	r1, #0
 8000dcc:	5499      	strb	r1, [r3, r2]
            ws2812->zero_halves = 0;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2274      	movs	r2, #116	@ 0x74
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	5499      	strb	r1, [r3, r2]
            ws2812->res_cnt = 0;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2272      	movs	r2, #114	@ 0x72
 8000dda:	2100      	movs	r1, #0
 8000ddc:	5499      	strb	r1, [r3, r2]
            ws2812->led_state = LED_RES;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2270      	movs	r2, #112	@ 0x70
 8000de2:	2100      	movs	r1, #0
 8000de4:	5499      	strb	r1, [r3, r2]
}
 8000de6:	46c0      	nop			@ (mov r8, r8)
 8000de8:	46bd      	mov	sp, r7
 8000dea:	b005      	add	sp, #20
 8000dec:	bd90      	pop	{r4, r7, pc}
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	08003fb8 	.word	0x08003fb8

08000df4 <zeroLedValues>:

ws2812_resultTypeDef zeroLedValues(ws2812_handleTypeDef *ws2812) {
 8000df4:	b590      	push	{r4, r7, lr}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
    ws2812_resultTypeDef res = WS2812_Ok;
 8000dfc:	240f      	movs	r4, #15
 8000dfe:	193b      	adds	r3, r7, r4
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
    memset(ws2812->led, 0, ws2812->leds * 3); // Zero it all
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2268      	movs	r2, #104	@ 0x68
 8000e0c:	5a9b      	ldrh	r3, [r3, r2]
 8000e0e:	001a      	movs	r2, r3
 8000e10:	0013      	movs	r3, r2
 8000e12:	005b      	lsls	r3, r3, #1
 8000e14:	189b      	adds	r3, r3, r2
 8000e16:	001a      	movs	r2, r3
 8000e18:	2100      	movs	r1, #0
 8000e1a:	f003 f871 	bl	8003f00 <memset>
    ws2812->is_dirty = true; // Mark buffer dirty
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2273      	movs	r2, #115	@ 0x73
 8000e22:	2101      	movs	r1, #1
 8000e24:	5499      	strb	r1, [r3, r2]
    return res;
 8000e26:	193b      	adds	r3, r7, r4
 8000e28:	781b      	ldrb	r3, [r3, #0]
}
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	b005      	add	sp, #20
 8000e30:	bd90      	pop	{r4, r7, pc}

08000e32 <setLedValues>:
    return res;
}

// Just throw values into led_value array - the dma interrupt will
// handle updating the dma buffer when needed
ws2812_resultTypeDef setLedValues(ws2812_handleTypeDef *ws2812, uint16_t led, uint8_t r, uint8_t g, uint8_t b) {
 8000e32:	b590      	push	{r4, r7, lr}
 8000e34:	b085      	sub	sp, #20
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
 8000e3a:	000c      	movs	r4, r1
 8000e3c:	0010      	movs	r0, r2
 8000e3e:	0019      	movs	r1, r3
 8000e40:	1cbb      	adds	r3, r7, #2
 8000e42:	1c22      	adds	r2, r4, #0
 8000e44:	801a      	strh	r2, [r3, #0]
 8000e46:	1c7b      	adds	r3, r7, #1
 8000e48:	1c02      	adds	r2, r0, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
 8000e4c:	003b      	movs	r3, r7
 8000e4e:	1c0a      	adds	r2, r1, #0
 8000e50:	701a      	strb	r2, [r3, #0]
    ws2812_resultTypeDef res = WS2812_Ok;
 8000e52:	230f      	movs	r3, #15
 8000e54:	18fb      	adds	r3, r7, r3
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
    if (led < ws2812->leds) {
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2268      	movs	r2, #104	@ 0x68
 8000e5e:	5a9b      	ldrh	r3, [r3, r2]
 8000e60:	1cba      	adds	r2, r7, #2
 8000e62:	8812      	ldrh	r2, [r2, #0]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d228      	bcs.n	8000eba <setLedValues+0x88>
        ws2812->led[3 * led + RL] = r;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8000e6c:	1cbb      	adds	r3, r7, #2
 8000e6e:	881a      	ldrh	r2, [r3, #0]
 8000e70:	0013      	movs	r3, r2
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	189b      	adds	r3, r3, r2
 8000e76:	3301      	adds	r3, #1
 8000e78:	18cb      	adds	r3, r1, r3
 8000e7a:	1c7a      	adds	r2, r7, #1
 8000e7c:	7812      	ldrb	r2, [r2, #0]
 8000e7e:	701a      	strb	r2, [r3, #0]
        ws2812->led[3 * led + GL] = g;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8000e84:	1cbb      	adds	r3, r7, #2
 8000e86:	881a      	ldrh	r2, [r3, #0]
 8000e88:	0013      	movs	r3, r2
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	189b      	adds	r3, r3, r2
 8000e8e:	18cb      	adds	r3, r1, r3
 8000e90:	003a      	movs	r2, r7
 8000e92:	7812      	ldrb	r2, [r2, #0]
 8000e94:	701a      	strb	r2, [r3, #0]
        ws2812->led[3 * led + BL] = b;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8000e9a:	1cbb      	adds	r3, r7, #2
 8000e9c:	881a      	ldrh	r2, [r3, #0]
 8000e9e:	0013      	movs	r3, r2
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	189b      	adds	r3, r3, r2
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	18ca      	adds	r2, r1, r3
 8000ea8:	2320      	movs	r3, #32
 8000eaa:	18fb      	adds	r3, r7, r3
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	7013      	strb	r3, [r2, #0]
        ws2812->is_dirty = true; // Mark buffer dirty
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2273      	movs	r2, #115	@ 0x73
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	5499      	strb	r1, [r3, r2]
 8000eb8:	e003      	b.n	8000ec2 <setLedValues+0x90>
    } else {
        res = WS2812_Err;
 8000eba:	230f      	movs	r3, #15
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	701a      	strb	r2, [r3, #0]
    }
    return res;
 8000ec2:	230f      	movs	r3, #15
 8000ec4:	18fb      	adds	r3, r7, r3
 8000ec6:	781b      	ldrb	r3, [r3, #0]
}
 8000ec8:	0018      	movs	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	b005      	add	sp, #20
 8000ece:	bd90      	pop	{r4, r7, pc}

08000ed0 <ws2812_init>:

ws2812_resultTypeDef ws2812_init(ws2812_handleTypeDef *ws2812, TIM_HandleTypeDef *timer, uint32_t channel, uint16_t leds) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
 8000edc:	001a      	movs	r2, r3
 8000ede:	1cbb      	adds	r3, r7, #2
 8000ee0:	801a      	strh	r2, [r3, #0]

    ws2812_resultTypeDef res = WS2812_Ok;
 8000ee2:	2317      	movs	r3, #23
 8000ee4:	18fb      	adds	r3, r7, r3
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	701a      	strb	r2, [r3, #0]

    // Store timer handle for later
    ws2812->timer = timer;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	68ba      	ldr	r2, [r7, #8]
 8000eee:	601a      	str	r2, [r3, #0]

    // Store channel
    ws2812->channel = channel;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	605a      	str	r2, [r3, #4]

    ws2812->leds = leds;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	1cba      	adds	r2, r7, #2
 8000efa:	2168      	movs	r1, #104	@ 0x68
 8000efc:	8812      	ldrh	r2, [r2, #0]
 8000efe:	525a      	strh	r2, [r3, r1]

    ws2812->led_state = LED_RES;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2270      	movs	r2, #112	@ 0x70
 8000f04:	2100      	movs	r1, #0
 8000f06:	5499      	strb	r1, [r3, r2]
    ws2812->is_dirty = 0;
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	2273      	movs	r2, #115	@ 0x73
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	5499      	strb	r1, [r3, r2]
    ws2812->zero_halves = 2;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2274      	movs	r2, #116	@ 0x74
 8000f14:	2102      	movs	r1, #2
 8000f16:	5499      	strb	r1, [r3, r2]

    ws2812->led = malloc(leds * 3);
 8000f18:	1cbb      	adds	r3, r7, #2
 8000f1a:	881a      	ldrh	r2, [r3, #0]
 8000f1c:	0013      	movs	r3, r2
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	189b      	adds	r3, r3, r2
 8000f22:	0018      	movs	r0, r3
 8000f24:	f002 ff30 	bl	8003d88 <malloc>
 8000f28:	0003      	movs	r3, r0
 8000f2a:	001a      	movs	r2, r3
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (ws2812->led != NULL) { // Memory for led values
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d013      	beq.n	8000f60 <ws2812_init+0x90>

        memset(ws2812->led, 0, leds * 3); // Zero it all
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8000f3c:	1cbb      	adds	r3, r7, #2
 8000f3e:	881a      	ldrh	r2, [r3, #0]
 8000f40:	0013      	movs	r3, r2
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	189b      	adds	r3, r3, r2
 8000f46:	001a      	movs	r2, r3
 8000f48:	2100      	movs	r1, #0
 8000f4a:	f002 ffd9 	bl	8003f00 <memset>
        // Start DMA to feed the PWM with values
        // At this point the buffer should be empty - all zeros
#ifdef STM32H562xx
        HAL_TIM_PWM_Start_DMA(timer, channel, (uint32_t*) ws2812->dma_buffer, BUFFER_SIZE * 4); // I do NOT understand why 4 - but if 2 it won't work
#else
        HAL_TIM_PWM_Start_DMA(timer, channel, (uint32_t*) ws2812->dma_buffer, BUFFER_SIZE * 2);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	3308      	adds	r3, #8
 8000f52:	001a      	movs	r2, r3
 8000f54:	6879      	ldr	r1, [r7, #4]
 8000f56:	68b8      	ldr	r0, [r7, #8]
 8000f58:	2330      	movs	r3, #48	@ 0x30
 8000f5a:	f001 fbcf 	bl	80026fc <HAL_TIM_PWM_Start_DMA>
 8000f5e:	e003      	b.n	8000f68 <ws2812_init+0x98>
#endif

    } else {
        res = WS2812_Mem;
 8000f60:	2317      	movs	r3, #23
 8000f62:	18fb      	adds	r3, r7, r3
 8000f64:	2202      	movs	r2, #2
 8000f66:	701a      	strb	r2, [r3, #0]
    }

    return res;
 8000f68:	2317      	movs	r3, #23
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	781b      	ldrb	r3, [r3, #0]

}
 8000f6e:	0018      	movs	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b006      	add	sp, #24
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <ws2812_demos_set>:
        { 110, 110, 5 },
        { 100, 100, 5 }

};

void ws2812_demos_set(ws2812_handleTypeDef *ws2812, uint8_t demo) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	000a      	movs	r2, r1
 8000f82:	1cfb      	adds	r3, r7, #3
 8000f84:	701a      	strb	r2, [r3, #0]
    active_demo = demo;
 8000f86:	4b04      	ldr	r3, [pc, #16]	@ (8000f98 <ws2812_demos_set+0x20>)
 8000f88:	1cfa      	adds	r2, r7, #3
 8000f8a:	7812      	ldrb	r2, [r2, #0]
 8000f8c:	701a      	strb	r2, [r3, #0]
}
 8000f8e:	46c0      	nop			@ (mov r8, r8)
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b002      	add	sp, #8
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	46c0      	nop			@ (mov r8, r8)
 8000f98:	20000218 	.word	0x20000218

08000f9c <ws2812_demos_tick>:

void ws2812_demos_tick(ws2812_handleTypeDef *ws2812, uint8_t reset) {
 8000f9c:	b5b0      	push	{r4, r5, r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af02      	add	r7, sp, #8
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	000a      	movs	r2, r1
 8000fa6:	1cfb      	adds	r3, r7, #3
 8000fa8:	701a      	strb	r2, [r3, #0]
    static uint16_t line_led = 0;
    static uint32_t line_count = 0;
    static uint8_t line_color = 0;
    static uint32_t next_led = led_interval;

    uint32_t now = uwTick;
 8000faa:	4b2c      	ldr	r3, [pc, #176]	@ (800105c <ws2812_demos_tick+0xc0>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	60fb      	str	r3, [r7, #12]
//    	line_led = 0;
//    	line_count = 0;
//    	line_color = 0;
//    }

    switch (active_demo) {
 8000fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8001060 <ws2812_demos_tick+0xc4>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d14c      	bne.n	8001052 <ws2812_demos_tick+0xb6>
    case WS2812_DEMO_LINE:
        if (now >= next_led) {
 8000fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001064 <ws2812_demos_tick+0xc8>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	68fa      	ldr	r2, [r7, #12]
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d346      	bcc.n	8001050 <ws2812_demos_tick+0xb4>
            //zeroLedValues(ws2812);
        	uint16_t rand = get_random(30, 50);
 8000fc2:	250a      	movs	r5, #10
 8000fc4:	197c      	adds	r4, r7, r5
 8000fc6:	2132      	movs	r1, #50	@ 0x32
 8000fc8:	201e      	movs	r0, #30
 8000fca:	f000 f855 	bl	8001078 <get_random>
 8000fce:	0003      	movs	r3, r0
 8000fd0:	8023      	strh	r3, [r4, #0]
            setLedValues(ws2812, line_led, rand+50, rand+50, 5);
 8000fd2:	4b25      	ldr	r3, [pc, #148]	@ (8001068 <ws2812_demos_tick+0xcc>)
 8000fd4:	8819      	ldrh	r1, [r3, #0]
 8000fd6:	0028      	movs	r0, r5
 8000fd8:	183b      	adds	r3, r7, r0
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	3332      	adds	r3, #50	@ 0x32
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	183b      	adds	r3, r7, r0
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	3332      	adds	r3, #50	@ 0x32
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	2405      	movs	r4, #5
 8000ff0:	9400      	str	r4, [sp, #0]
 8000ff2:	f7ff ff1e 	bl	8000e32 <setLedValues>
            ++line_led;
 8000ff6:	4b1c      	ldr	r3, [pc, #112]	@ (8001068 <ws2812_demos_tick+0xcc>)
 8000ff8:	881b      	ldrh	r3, [r3, #0]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8001068 <ws2812_demos_tick+0xcc>)
 8001000:	801a      	strh	r2, [r3, #0]
            ++line_count;
 8001002:	4b1a      	ldr	r3, [pc, #104]	@ (800106c <ws2812_demos_tick+0xd0>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	1c5a      	adds	r2, r3, #1
 8001008:	4b18      	ldr	r3, [pc, #96]	@ (800106c <ws2812_demos_tick+0xd0>)
 800100a:	601a      	str	r2, [r3, #0]
            if (line_count % 64 == 0)
 800100c:	4b17      	ldr	r3, [pc, #92]	@ (800106c <ws2812_demos_tick+0xd0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	223f      	movs	r2, #63	@ 0x3f
 8001012:	4013      	ands	r3, r2
 8001014:	d105      	bne.n	8001022 <ws2812_demos_tick+0x86>
                ++line_color;
 8001016:	4b16      	ldr	r3, [pc, #88]	@ (8001070 <ws2812_demos_tick+0xd4>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	3301      	adds	r3, #1
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4b14      	ldr	r3, [pc, #80]	@ (8001070 <ws2812_demos_tick+0xd4>)
 8001020:	701a      	strb	r2, [r3, #0]

            if (line_color >= sizeof(led_line_colors) / sizeof(led_line_colors[0]))
 8001022:	4b13      	ldr	r3, [pc, #76]	@ (8001070 <ws2812_demos_tick+0xd4>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b13      	cmp	r3, #19
 8001028:	d902      	bls.n	8001030 <ws2812_demos_tick+0x94>
                line_color = 0;
 800102a:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <ws2812_demos_tick+0xd4>)
 800102c:	2200      	movs	r2, #0
 800102e:	701a      	strb	r2, [r3, #0]
            if (line_led >= ws2812->leds)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2268      	movs	r2, #104	@ 0x68
 8001034:	5a9a      	ldrh	r2, [r3, r2]
 8001036:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <ws2812_demos_tick+0xcc>)
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	429a      	cmp	r2, r3
 800103c:	d802      	bhi.n	8001044 <ws2812_demos_tick+0xa8>
                line_led = 0;
 800103e:	4b0a      	ldr	r3, [pc, #40]	@ (8001068 <ws2812_demos_tick+0xcc>)
 8001040:	2200      	movs	r2, #0
 8001042:	801a      	strh	r2, [r3, #0]

            next_led = now + led_interval;
 8001044:	4b0b      	ldr	r3, [pc, #44]	@ (8001074 <ws2812_demos_tick+0xd8>)
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	18d2      	adds	r2, r2, r3
 800104c:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <ws2812_demos_tick+0xc8>)
 800104e:	601a      	str	r2, [r3, #0]
        }
        break;
 8001050:	46c0      	nop			@ (mov r8, r8)
    default:
        // De nothing really
    }
}
 8001052:	46c0      	nop			@ (mov r8, r8)
 8001054:	46bd      	mov	sp, r7
 8001056:	b004      	add	sp, #16
 8001058:	bdb0      	pop	{r4, r5, r7, pc}
 800105a:	46c0      	nop			@ (mov r8, r8)
 800105c:	20000228 	.word	0x20000228
 8001060:	20000218 	.word	0x20000218
 8001064:	20000008 	.word	0x20000008
 8001068:	2000021a 	.word	0x2000021a
 800106c:	2000021c 	.word	0x2000021c
 8001070:	20000220 	.word	0x20000220
 8001074:	08004fd0 	.word	0x08004fd0

08001078 <get_random>:
uint16_t get_random(uint16_t min, uint16_t max) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	0002      	movs	r2, r0
 8001080:	1dbb      	adds	r3, r7, #6
 8001082:	801a      	strh	r2, [r3, #0]
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	1c0a      	adds	r2, r1, #0
 8001088:	801a      	strh	r2, [r3, #0]
    static uint32_t seed = 0;
    seed ^= HAL_GetTick();
 800108a:	f000 f8b1 	bl	80011f0 <HAL_GetTick>
 800108e:	0002      	movs	r2, r0
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <get_random+0x64>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	405a      	eors	r2, r3
 8001096:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <get_random+0x64>)
 8001098:	601a      	str	r2, [r3, #0]
    seed = seed * 1103515245 + 12345;
 800109a:	4b10      	ldr	r3, [pc, #64]	@ (80010dc <get_random+0x64>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a10      	ldr	r2, [pc, #64]	@ (80010e0 <get_random+0x68>)
 80010a0:	4353      	muls	r3, r2
 80010a2:	4a10      	ldr	r2, [pc, #64]	@ (80010e4 <get_random+0x6c>)
 80010a4:	189a      	adds	r2, r3, r2
 80010a6:	4b0d      	ldr	r3, [pc, #52]	@ (80010dc <get_random+0x64>)
 80010a8:	601a      	str	r2, [r3, #0]
    return min + ((uint16_t)(seed >> 16) % (max - min + 1));
 80010aa:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <get_random+0x64>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	0c1b      	lsrs	r3, r3, #16
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	0018      	movs	r0, r3
 80010b4:	1d3b      	adds	r3, r7, #4
 80010b6:	881a      	ldrh	r2, [r3, #0]
 80010b8:	1dbb      	adds	r3, r7, #6
 80010ba:	881b      	ldrh	r3, [r3, #0]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	3301      	adds	r3, #1
 80010c0:	0019      	movs	r1, r3
 80010c2:	f7ff f991 	bl	80003e8 <__aeabi_idivmod>
 80010c6:	000b      	movs	r3, r1
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	1dbb      	adds	r3, r7, #6
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	18d3      	adds	r3, r2, r3
 80010d0:	b29b      	uxth	r3, r3
}
 80010d2:	0018      	movs	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b002      	add	sp, #8
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	20000224 	.word	0x20000224
 80010e0:	41c64e6d 	.word	0x41c64e6d
 80010e4:	00003039 	.word	0x00003039

080010e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010e8:	480d      	ldr	r0, [pc, #52]	@ (8001120 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010ea:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010ec:	f7ff fdca 	bl	8000c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010f0:	480c      	ldr	r0, [pc, #48]	@ (8001124 <LoopForever+0x6>)
  ldr r1, =_edata
 80010f2:	490d      	ldr	r1, [pc, #52]	@ (8001128 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010f4:	4a0d      	ldr	r2, [pc, #52]	@ (800112c <LoopForever+0xe>)
  movs r3, #0
 80010f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f8:	e002      	b.n	8001100 <LoopCopyDataInit>

080010fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010fe:	3304      	adds	r3, #4

08001100 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001100:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001102:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001104:	d3f9      	bcc.n	80010fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001106:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001108:	4c0a      	ldr	r4, [pc, #40]	@ (8001134 <LoopForever+0x16>)
  movs r3, #0
 800110a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800110c:	e001      	b.n	8001112 <LoopFillZerobss>

0800110e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800110e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001110:	3204      	adds	r2, #4

08001112 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001112:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001114:	d3fb      	bcc.n	800110e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001116:	f002 ff13 	bl	8003f40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800111a:	f7ff f99f 	bl	800045c <main>

0800111e <LoopForever>:

LoopForever:
    b LoopForever
 800111e:	e7fe      	b.n	800111e <LoopForever>
  ldr   r0, =_estack
 8001120:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8001124:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001128:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 800112c:	08004ffc 	.word	0x08004ffc
  ldr r2, =_sbss
 8001130:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001134:	20000374 	.word	0x20000374

08001138 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001138:	e7fe      	b.n	8001138 <ADC1_IRQHandler>
	...

0800113c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001140:	4b07      	ldr	r3, [pc, #28]	@ (8001160 <HAL_Init+0x24>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <HAL_Init+0x24>)
 8001146:	2110      	movs	r1, #16
 8001148:	430a      	orrs	r2, r1
 800114a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800114c:	2003      	movs	r0, #3
 800114e:	f000 f809 	bl	8001164 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001152:	f7ff fc33 	bl	80009bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001156:	2300      	movs	r3, #0
}
 8001158:	0018      	movs	r0, r3
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	40022000 	.word	0x40022000

08001164 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800116c:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <HAL_InitTick+0x5c>)
 800116e:	681c      	ldr	r4, [r3, #0]
 8001170:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <HAL_InitTick+0x60>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	0019      	movs	r1, r3
 8001176:	23fa      	movs	r3, #250	@ 0xfa
 8001178:	0098      	lsls	r0, r3, #2
 800117a:	f7fe ffc5 	bl	8000108 <__udivsi3>
 800117e:	0003      	movs	r3, r0
 8001180:	0019      	movs	r1, r3
 8001182:	0020      	movs	r0, r4
 8001184:	f7fe ffc0 	bl	8000108 <__udivsi3>
 8001188:	0003      	movs	r3, r0
 800118a:	0018      	movs	r0, r3
 800118c:	f000 f94b 	bl	8001426 <HAL_SYSTICK_Config>
 8001190:	1e03      	subs	r3, r0, #0
 8001192:	d001      	beq.n	8001198 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e00f      	b.n	80011b8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b03      	cmp	r3, #3
 800119c:	d80b      	bhi.n	80011b6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800119e:	6879      	ldr	r1, [r7, #4]
 80011a0:	2301      	movs	r3, #1
 80011a2:	425b      	negs	r3, r3
 80011a4:	2200      	movs	r2, #0
 80011a6:	0018      	movs	r0, r3
 80011a8:	f000 f918 	bl	80013dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011ac:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <HAL_InitTick+0x64>)
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
 80011b4:	e000      	b.n	80011b8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
}
 80011b8:	0018      	movs	r0, r3
 80011ba:	46bd      	mov	sp, r7
 80011bc:	b003      	add	sp, #12
 80011be:	bd90      	pop	{r4, r7, pc}
 80011c0:	20000004 	.word	0x20000004
 80011c4:	20000010 	.word	0x20000010
 80011c8:	2000000c 	.word	0x2000000c

080011cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d0:	4b05      	ldr	r3, [pc, #20]	@ (80011e8 <HAL_IncTick+0x1c>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	001a      	movs	r2, r3
 80011d6:	4b05      	ldr	r3, [pc, #20]	@ (80011ec <HAL_IncTick+0x20>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	18d2      	adds	r2, r2, r3
 80011dc:	4b03      	ldr	r3, [pc, #12]	@ (80011ec <HAL_IncTick+0x20>)
 80011de:	601a      	str	r2, [r3, #0]
}
 80011e0:	46c0      	nop			@ (mov r8, r8)
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	46c0      	nop			@ (mov r8, r8)
 80011e8:	20000010 	.word	0x20000010
 80011ec:	20000228 	.word	0x20000228

080011f0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  return uwTick;
 80011f4:	4b02      	ldr	r3, [pc, #8]	@ (8001200 <HAL_GetTick+0x10>)
 80011f6:	681b      	ldr	r3, [r3, #0]
}
 80011f8:	0018      	movs	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	46c0      	nop			@ (mov r8, r8)
 8001200:	20000228 	.word	0x20000228

08001204 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800120c:	f7ff fff0 	bl	80011f0 <HAL_GetTick>
 8001210:	0003      	movs	r3, r0
 8001212:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	3301      	adds	r3, #1
 800121c:	d005      	beq.n	800122a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800121e:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <HAL_Delay+0x44>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	001a      	movs	r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	189b      	adds	r3, r3, r2
 8001228:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800122a:	46c0      	nop			@ (mov r8, r8)
 800122c:	f7ff ffe0 	bl	80011f0 <HAL_GetTick>
 8001230:	0002      	movs	r2, r0
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	429a      	cmp	r2, r3
 800123a:	d8f7      	bhi.n	800122c <HAL_Delay+0x28>
  {
  }
}
 800123c:	46c0      	nop			@ (mov r8, r8)
 800123e:	46c0      	nop			@ (mov r8, r8)
 8001240:	46bd      	mov	sp, r7
 8001242:	b004      	add	sp, #16
 8001244:	bd80      	pop	{r7, pc}
 8001246:	46c0      	nop			@ (mov r8, r8)
 8001248:	20000010 	.word	0x20000010

0800124c <HAL_SuspendTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8001250:	4b04      	ldr	r3, [pc, #16]	@ (8001264 <HAL_SuspendTick+0x18>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b03      	ldr	r3, [pc, #12]	@ (8001264 <HAL_SuspendTick+0x18>)
 8001256:	2102      	movs	r1, #2
 8001258:	438a      	bics	r2, r1
 800125a:	601a      	str	r2, [r3, #0]
}
 800125c:	46c0      	nop			@ (mov r8, r8)
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	46c0      	nop			@ (mov r8, r8)
 8001264:	e000e010 	.word	0xe000e010

08001268 <HAL_ResumeTick>:
  * @note This function is declared as __weak  to be overwritten  in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <HAL_ResumeTick+0x18>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <HAL_ResumeTick+0x18>)
 8001272:	2102      	movs	r1, #2
 8001274:	430a      	orrs	r2, r1
 8001276:	601a      	str	r2, [r3, #0]
}
 8001278:	46c0      	nop			@ (mov r8, r8)
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	46c0      	nop			@ (mov r8, r8)
 8001280:	e000e010 	.word	0xe000e010

08001284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	0002      	movs	r2, r0
 800128c:	1dfb      	adds	r3, r7, #7
 800128e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001290:	1dfb      	adds	r3, r7, #7
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b7f      	cmp	r3, #127	@ 0x7f
 8001296:	d809      	bhi.n	80012ac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001298:	1dfb      	adds	r3, r7, #7
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	001a      	movs	r2, r3
 800129e:	231f      	movs	r3, #31
 80012a0:	401a      	ands	r2, r3
 80012a2:	4b04      	ldr	r3, [pc, #16]	@ (80012b4 <__NVIC_EnableIRQ+0x30>)
 80012a4:	2101      	movs	r1, #1
 80012a6:	4091      	lsls	r1, r2
 80012a8:	000a      	movs	r2, r1
 80012aa:	601a      	str	r2, [r3, #0]
  }
}
 80012ac:	46c0      	nop			@ (mov r8, r8)
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b002      	add	sp, #8
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	e000e100 	.word	0xe000e100

080012b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012b8:	b590      	push	{r4, r7, lr}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	0002      	movs	r2, r0
 80012c0:	6039      	str	r1, [r7, #0]
 80012c2:	1dfb      	adds	r3, r7, #7
 80012c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012c6:	1dfb      	adds	r3, r7, #7
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80012cc:	d828      	bhi.n	8001320 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012ce:	4a2f      	ldr	r2, [pc, #188]	@ (800138c <__NVIC_SetPriority+0xd4>)
 80012d0:	1dfb      	adds	r3, r7, #7
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	b25b      	sxtb	r3, r3
 80012d6:	089b      	lsrs	r3, r3, #2
 80012d8:	33c0      	adds	r3, #192	@ 0xc0
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	589b      	ldr	r3, [r3, r2]
 80012de:	1dfa      	adds	r2, r7, #7
 80012e0:	7812      	ldrb	r2, [r2, #0]
 80012e2:	0011      	movs	r1, r2
 80012e4:	2203      	movs	r2, #3
 80012e6:	400a      	ands	r2, r1
 80012e8:	00d2      	lsls	r2, r2, #3
 80012ea:	21ff      	movs	r1, #255	@ 0xff
 80012ec:	4091      	lsls	r1, r2
 80012ee:	000a      	movs	r2, r1
 80012f0:	43d2      	mvns	r2, r2
 80012f2:	401a      	ands	r2, r3
 80012f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	019b      	lsls	r3, r3, #6
 80012fa:	22ff      	movs	r2, #255	@ 0xff
 80012fc:	401a      	ands	r2, r3
 80012fe:	1dfb      	adds	r3, r7, #7
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	0018      	movs	r0, r3
 8001304:	2303      	movs	r3, #3
 8001306:	4003      	ands	r3, r0
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800130c:	481f      	ldr	r0, [pc, #124]	@ (800138c <__NVIC_SetPriority+0xd4>)
 800130e:	1dfb      	adds	r3, r7, #7
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b25b      	sxtb	r3, r3
 8001314:	089b      	lsrs	r3, r3, #2
 8001316:	430a      	orrs	r2, r1
 8001318:	33c0      	adds	r3, #192	@ 0xc0
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800131e:	e031      	b.n	8001384 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001320:	4a1b      	ldr	r2, [pc, #108]	@ (8001390 <__NVIC_SetPriority+0xd8>)
 8001322:	1dfb      	adds	r3, r7, #7
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	0019      	movs	r1, r3
 8001328:	230f      	movs	r3, #15
 800132a:	400b      	ands	r3, r1
 800132c:	3b08      	subs	r3, #8
 800132e:	089b      	lsrs	r3, r3, #2
 8001330:	3306      	adds	r3, #6
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	18d3      	adds	r3, r2, r3
 8001336:	3304      	adds	r3, #4
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	1dfa      	adds	r2, r7, #7
 800133c:	7812      	ldrb	r2, [r2, #0]
 800133e:	0011      	movs	r1, r2
 8001340:	2203      	movs	r2, #3
 8001342:	400a      	ands	r2, r1
 8001344:	00d2      	lsls	r2, r2, #3
 8001346:	21ff      	movs	r1, #255	@ 0xff
 8001348:	4091      	lsls	r1, r2
 800134a:	000a      	movs	r2, r1
 800134c:	43d2      	mvns	r2, r2
 800134e:	401a      	ands	r2, r3
 8001350:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	019b      	lsls	r3, r3, #6
 8001356:	22ff      	movs	r2, #255	@ 0xff
 8001358:	401a      	ands	r2, r3
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	0018      	movs	r0, r3
 8001360:	2303      	movs	r3, #3
 8001362:	4003      	ands	r3, r0
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001368:	4809      	ldr	r0, [pc, #36]	@ (8001390 <__NVIC_SetPriority+0xd8>)
 800136a:	1dfb      	adds	r3, r7, #7
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	001c      	movs	r4, r3
 8001370:	230f      	movs	r3, #15
 8001372:	4023      	ands	r3, r4
 8001374:	3b08      	subs	r3, #8
 8001376:	089b      	lsrs	r3, r3, #2
 8001378:	430a      	orrs	r2, r1
 800137a:	3306      	adds	r3, #6
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	18c3      	adds	r3, r0, r3
 8001380:	3304      	adds	r3, #4
 8001382:	601a      	str	r2, [r3, #0]
}
 8001384:	46c0      	nop			@ (mov r8, r8)
 8001386:	46bd      	mov	sp, r7
 8001388:	b003      	add	sp, #12
 800138a:	bd90      	pop	{r4, r7, pc}
 800138c:	e000e100 	.word	0xe000e100
 8001390:	e000ed00 	.word	0xe000ed00

08001394 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	1e5a      	subs	r2, r3, #1
 80013a0:	2380      	movs	r3, #128	@ 0x80
 80013a2:	045b      	lsls	r3, r3, #17
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d301      	bcc.n	80013ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013a8:	2301      	movs	r3, #1
 80013aa:	e010      	b.n	80013ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ac:	4b0a      	ldr	r3, [pc, #40]	@ (80013d8 <SysTick_Config+0x44>)
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	3a01      	subs	r2, #1
 80013b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013b4:	2301      	movs	r3, #1
 80013b6:	425b      	negs	r3, r3
 80013b8:	2103      	movs	r1, #3
 80013ba:	0018      	movs	r0, r3
 80013bc:	f7ff ff7c 	bl	80012b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <SysTick_Config+0x44>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c6:	4b04      	ldr	r3, [pc, #16]	@ (80013d8 <SysTick_Config+0x44>)
 80013c8:	2207      	movs	r2, #7
 80013ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	0018      	movs	r0, r3
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b002      	add	sp, #8
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	e000e010 	.word	0xe000e010

080013dc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60b9      	str	r1, [r7, #8]
 80013e4:	607a      	str	r2, [r7, #4]
 80013e6:	210f      	movs	r1, #15
 80013e8:	187b      	adds	r3, r7, r1
 80013ea:	1c02      	adds	r2, r0, #0
 80013ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80013ee:	68ba      	ldr	r2, [r7, #8]
 80013f0:	187b      	adds	r3, r7, r1
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	b25b      	sxtb	r3, r3
 80013f6:	0011      	movs	r1, r2
 80013f8:	0018      	movs	r0, r3
 80013fa:	f7ff ff5d 	bl	80012b8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80013fe:	46c0      	nop			@ (mov r8, r8)
 8001400:	46bd      	mov	sp, r7
 8001402:	b004      	add	sp, #16
 8001404:	bd80      	pop	{r7, pc}

08001406 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	0002      	movs	r2, r0
 800140e:	1dfb      	adds	r3, r7, #7
 8001410:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001412:	1dfb      	adds	r3, r7, #7
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	b25b      	sxtb	r3, r3
 8001418:	0018      	movs	r0, r3
 800141a:	f7ff ff33 	bl	8001284 <__NVIC_EnableIRQ>
}
 800141e:	46c0      	nop			@ (mov r8, r8)
 8001420:	46bd      	mov	sp, r7
 8001422:	b002      	add	sp, #8
 8001424:	bd80      	pop	{r7, pc}

08001426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b082      	sub	sp, #8
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	0018      	movs	r0, r3
 8001432:	f7ff ffaf 	bl	8001394 <SysTick_Config>
 8001436:	0003      	movs	r3, r0
}
 8001438:	0018      	movs	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	b002      	add	sp, #8
 800143e:	bd80      	pop	{r7, pc}

08001440 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d101      	bne.n	8001456 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e036      	b.n	80014c4 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2221      	movs	r2, #33	@ 0x21
 800145a:	2102      	movs	r1, #2
 800145c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	4a18      	ldr	r2, [pc, #96]	@ (80014cc <HAL_DMA_Init+0x8c>)
 800146a:	4013      	ands	r3, r2
 800146c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001476:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001482:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	695b      	ldr	r3, [r3, #20]
 8001488:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800148e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	69db      	ldr	r3, [r3, #28]
 8001494:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	4313      	orrs	r3, r2
 800149a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	0018      	movs	r0, r3
 80014a8:	f000 f946 	bl	8001738 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2221      	movs	r2, #33	@ 0x21
 80014b6:	2101      	movs	r1, #1
 80014b8:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2220      	movs	r2, #32
 80014be:	2100      	movs	r1, #0
 80014c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	0018      	movs	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b004      	add	sp, #16
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	ffffc00f 	.word	0xffffc00f

080014d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
 80014dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014de:	2317      	movs	r3, #23
 80014e0:	18fb      	adds	r3, r7, r3
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2220      	movs	r2, #32
 80014ea:	5c9b      	ldrb	r3, [r3, r2]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d101      	bne.n	80014f4 <HAL_DMA_Start_IT+0x24>
 80014f0:	2302      	movs	r3, #2
 80014f2:	e04f      	b.n	8001594 <HAL_DMA_Start_IT+0xc4>
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2220      	movs	r2, #32
 80014f8:	2101      	movs	r1, #1
 80014fa:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2221      	movs	r2, #33	@ 0x21
 8001500:	5c9b      	ldrb	r3, [r3, r2]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b01      	cmp	r3, #1
 8001506:	d13a      	bne.n	800157e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	2221      	movs	r2, #33	@ 0x21
 800150c:	2102      	movs	r1, #2
 800150e:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	2200      	movs	r2, #0
 8001514:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2101      	movs	r1, #1
 8001522:	438a      	bics	r2, r1
 8001524:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	68b9      	ldr	r1, [r7, #8]
 800152c:	68f8      	ldr	r0, [r7, #12]
 800152e:	f000 f8d7 	bl	80016e0 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001536:	2b00      	cmp	r3, #0
 8001538:	d008      	beq.n	800154c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	210e      	movs	r1, #14
 8001546:	430a      	orrs	r2, r1
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	e00f      	b.n	800156c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	210a      	movs	r1, #10
 8001558:	430a      	orrs	r2, r1
 800155a:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2104      	movs	r1, #4
 8001568:	438a      	bics	r2, r1
 800156a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2101      	movs	r1, #1
 8001578:	430a      	orrs	r2, r1
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	e007      	b.n	800158e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2220      	movs	r2, #32
 8001582:	2100      	movs	r1, #0
 8001584:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001586:	2317      	movs	r3, #23
 8001588:	18fb      	adds	r3, r7, r3
 800158a:	2202      	movs	r2, #2
 800158c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800158e:	2317      	movs	r3, #23
 8001590:	18fb      	adds	r3, r7, r3
 8001592:	781b      	ldrb	r3, [r3, #0]
}
 8001594:	0018      	movs	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	b006      	add	sp, #24
 800159a:	bd80      	pop	{r7, pc}

0800159c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b8:	2204      	movs	r2, #4
 80015ba:	409a      	lsls	r2, r3
 80015bc:	0013      	movs	r3, r2
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	4013      	ands	r3, r2
 80015c2:	d024      	beq.n	800160e <HAL_DMA_IRQHandler+0x72>
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	2204      	movs	r2, #4
 80015c8:	4013      	ands	r3, r2
 80015ca:	d020      	beq.n	800160e <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2220      	movs	r2, #32
 80015d4:	4013      	ands	r3, r2
 80015d6:	d107      	bne.n	80015e8 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2104      	movs	r1, #4
 80015e4:	438a      	bics	r2, r1
 80015e6:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015f0:	2104      	movs	r1, #4
 80015f2:	4091      	lsls	r1, r2
 80015f4:	000a      	movs	r2, r1
 80015f6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d100      	bne.n	8001602 <HAL_DMA_IRQHandler+0x66>
 8001600:	e06a      	b.n	80016d8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	0010      	movs	r0, r2
 800160a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800160c:	e064      	b.n	80016d8 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001612:	2202      	movs	r2, #2
 8001614:	409a      	lsls	r2, r3
 8001616:	0013      	movs	r3, r2
 8001618:	68fa      	ldr	r2, [r7, #12]
 800161a:	4013      	ands	r3, r2
 800161c:	d02b      	beq.n	8001676 <HAL_DMA_IRQHandler+0xda>
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	2202      	movs	r2, #2
 8001622:	4013      	ands	r3, r2
 8001624:	d027      	beq.n	8001676 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2220      	movs	r2, #32
 800162e:	4013      	ands	r3, r2
 8001630:	d10b      	bne.n	800164a <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	210a      	movs	r1, #10
 800163e:	438a      	bics	r2, r1
 8001640:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2221      	movs	r2, #33	@ 0x21
 8001646:	2101      	movs	r1, #1
 8001648:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001652:	2102      	movs	r1, #2
 8001654:	4091      	lsls	r1, r2
 8001656:	000a      	movs	r2, r1
 8001658:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2220      	movs	r2, #32
 800165e:	2100      	movs	r1, #0
 8001660:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001666:	2b00      	cmp	r3, #0
 8001668:	d036      	beq.n	80016d8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	0010      	movs	r0, r2
 8001672:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001674:	e030      	b.n	80016d8 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167a:	2208      	movs	r2, #8
 800167c:	409a      	lsls	r2, r3
 800167e:	0013      	movs	r3, r2
 8001680:	68fa      	ldr	r2, [r7, #12]
 8001682:	4013      	ands	r3, r2
 8001684:	d028      	beq.n	80016d8 <HAL_DMA_IRQHandler+0x13c>
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	2208      	movs	r2, #8
 800168a:	4013      	ands	r3, r2
 800168c:	d024      	beq.n	80016d8 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	210e      	movs	r1, #14
 800169a:	438a      	bics	r2, r1
 800169c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016a6:	2101      	movs	r1, #1
 80016a8:	4091      	lsls	r1, r2
 80016aa:	000a      	movs	r2, r1
 80016ac:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2201      	movs	r2, #1
 80016b2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2221      	movs	r2, #33	@ 0x21
 80016b8:	2101      	movs	r1, #1
 80016ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2220      	movs	r2, #32
 80016c0:	2100      	movs	r1, #0
 80016c2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d005      	beq.n	80016d8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	0010      	movs	r0, r2
 80016d4:	4798      	blx	r3
    }
  }
}
 80016d6:	e7ff      	b.n	80016d8 <HAL_DMA_IRQHandler+0x13c>
 80016d8:	46c0      	nop			@ (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	b004      	add	sp, #16
 80016de:	bd80      	pop	{r7, pc}

080016e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
 80016ec:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016f6:	2101      	movs	r1, #1
 80016f8:	4091      	lsls	r1, r2
 80016fa:	000a      	movs	r2, r1
 80016fc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b10      	cmp	r3, #16
 800170c:	d108      	bne.n	8001720 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68ba      	ldr	r2, [r7, #8]
 800171c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800171e:	e007      	b.n	8001730 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68ba      	ldr	r2, [r7, #8]
 8001726:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	60da      	str	r2, [r3, #12]
}
 8001730:	46c0      	nop			@ (mov r8, r8)
 8001732:	46bd      	mov	sp, r7
 8001734:	b004      	add	sp, #16
 8001736:	bd80      	pop	{r7, pc}

08001738 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a08      	ldr	r2, [pc, #32]	@ (8001768 <DMA_CalcBaseAndBitshift+0x30>)
 8001746:	4694      	mov	ip, r2
 8001748:	4463      	add	r3, ip
 800174a:	2114      	movs	r1, #20
 800174c:	0018      	movs	r0, r3
 800174e:	f7fe fcdb 	bl	8000108 <__udivsi3>
 8001752:	0003      	movs	r3, r0
 8001754:	009a      	lsls	r2, r3, #2
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a03      	ldr	r2, [pc, #12]	@ (800176c <DMA_CalcBaseAndBitshift+0x34>)
 800175e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001760:	46c0      	nop			@ (mov r8, r8)
 8001762:	46bd      	mov	sp, r7
 8001764:	b002      	add	sp, #8
 8001766:	bd80      	pop	{r7, pc}
 8001768:	bffdfff8 	.word	0xbffdfff8
 800176c:	40020000 	.word	0x40020000

08001770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800177e:	e149      	b.n	8001a14 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2101      	movs	r1, #1
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	4091      	lsls	r1, r2
 800178a:	000a      	movs	r2, r1
 800178c:	4013      	ands	r3, r2
 800178e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d100      	bne.n	8001798 <HAL_GPIO_Init+0x28>
 8001796:	e13a      	b.n	8001a0e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2203      	movs	r2, #3
 800179e:	4013      	ands	r3, r2
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d005      	beq.n	80017b0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	2203      	movs	r2, #3
 80017aa:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d130      	bne.n	8001812 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	2203      	movs	r2, #3
 80017bc:	409a      	lsls	r2, r3
 80017be:	0013      	movs	r3, r2
 80017c0:	43da      	mvns	r2, r3
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	68da      	ldr	r2, [r3, #12]
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	409a      	lsls	r2, r3
 80017d2:	0013      	movs	r3, r2
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017e6:	2201      	movs	r2, #1
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	409a      	lsls	r2, r3
 80017ec:	0013      	movs	r3, r2
 80017ee:	43da      	mvns	r2, r3
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	4013      	ands	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	091b      	lsrs	r3, r3, #4
 80017fc:	2201      	movs	r2, #1
 80017fe:	401a      	ands	r2, r3
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	409a      	lsls	r2, r3
 8001804:	0013      	movs	r3, r2
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	4313      	orrs	r3, r2
 800180a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	2203      	movs	r2, #3
 8001818:	4013      	ands	r3, r2
 800181a:	2b03      	cmp	r3, #3
 800181c:	d017      	beq.n	800184e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	2203      	movs	r2, #3
 800182a:	409a      	lsls	r2, r3
 800182c:	0013      	movs	r3, r2
 800182e:	43da      	mvns	r2, r3
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	4013      	ands	r3, r2
 8001834:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	689a      	ldr	r2, [r3, #8]
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	409a      	lsls	r2, r3
 8001840:	0013      	movs	r3, r2
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	4313      	orrs	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2203      	movs	r2, #3
 8001854:	4013      	ands	r3, r2
 8001856:	2b02      	cmp	r3, #2
 8001858:	d123      	bne.n	80018a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	08da      	lsrs	r2, r3, #3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	3208      	adds	r2, #8
 8001862:	0092      	lsls	r2, r2, #2
 8001864:	58d3      	ldr	r3, [r2, r3]
 8001866:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	2207      	movs	r2, #7
 800186c:	4013      	ands	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	220f      	movs	r2, #15
 8001872:	409a      	lsls	r2, r3
 8001874:	0013      	movs	r3, r2
 8001876:	43da      	mvns	r2, r3
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	4013      	ands	r3, r2
 800187c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	691a      	ldr	r2, [r3, #16]
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	2107      	movs	r1, #7
 8001886:	400b      	ands	r3, r1
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	409a      	lsls	r2, r3
 800188c:	0013      	movs	r3, r2
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	4313      	orrs	r3, r2
 8001892:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	08da      	lsrs	r2, r3, #3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3208      	adds	r2, #8
 800189c:	0092      	lsls	r2, r2, #2
 800189e:	6939      	ldr	r1, [r7, #16]
 80018a0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	2203      	movs	r2, #3
 80018ae:	409a      	lsls	r2, r3
 80018b0:	0013      	movs	r3, r2
 80018b2:	43da      	mvns	r2, r3
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	4013      	ands	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2203      	movs	r2, #3
 80018c0:	401a      	ands	r2, r3
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	409a      	lsls	r2, r3
 80018c8:	0013      	movs	r3, r2
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685a      	ldr	r2, [r3, #4]
 80018da:	23c0      	movs	r3, #192	@ 0xc0
 80018dc:	029b      	lsls	r3, r3, #10
 80018de:	4013      	ands	r3, r2
 80018e0:	d100      	bne.n	80018e4 <HAL_GPIO_Init+0x174>
 80018e2:	e094      	b.n	8001a0e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e4:	4b51      	ldr	r3, [pc, #324]	@ (8001a2c <HAL_GPIO_Init+0x2bc>)
 80018e6:	699a      	ldr	r2, [r3, #24]
 80018e8:	4b50      	ldr	r3, [pc, #320]	@ (8001a2c <HAL_GPIO_Init+0x2bc>)
 80018ea:	2101      	movs	r1, #1
 80018ec:	430a      	orrs	r2, r1
 80018ee:	619a      	str	r2, [r3, #24]
 80018f0:	4b4e      	ldr	r3, [pc, #312]	@ (8001a2c <HAL_GPIO_Init+0x2bc>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	2201      	movs	r2, #1
 80018f6:	4013      	ands	r3, r2
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018fc:	4a4c      	ldr	r2, [pc, #304]	@ (8001a30 <HAL_GPIO_Init+0x2c0>)
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	089b      	lsrs	r3, r3, #2
 8001902:	3302      	adds	r3, #2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	589b      	ldr	r3, [r3, r2]
 8001908:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	2203      	movs	r2, #3
 800190e:	4013      	ands	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	220f      	movs	r2, #15
 8001914:	409a      	lsls	r2, r3
 8001916:	0013      	movs	r3, r2
 8001918:	43da      	mvns	r2, r3
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	4013      	ands	r3, r2
 800191e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	2390      	movs	r3, #144	@ 0x90
 8001924:	05db      	lsls	r3, r3, #23
 8001926:	429a      	cmp	r2, r3
 8001928:	d00d      	beq.n	8001946 <HAL_GPIO_Init+0x1d6>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a41      	ldr	r2, [pc, #260]	@ (8001a34 <HAL_GPIO_Init+0x2c4>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d007      	beq.n	8001942 <HAL_GPIO_Init+0x1d2>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a40      	ldr	r2, [pc, #256]	@ (8001a38 <HAL_GPIO_Init+0x2c8>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d101      	bne.n	800193e <HAL_GPIO_Init+0x1ce>
 800193a:	2302      	movs	r3, #2
 800193c:	e004      	b.n	8001948 <HAL_GPIO_Init+0x1d8>
 800193e:	2305      	movs	r3, #5
 8001940:	e002      	b.n	8001948 <HAL_GPIO_Init+0x1d8>
 8001942:	2301      	movs	r3, #1
 8001944:	e000      	b.n	8001948 <HAL_GPIO_Init+0x1d8>
 8001946:	2300      	movs	r3, #0
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	2103      	movs	r1, #3
 800194c:	400a      	ands	r2, r1
 800194e:	0092      	lsls	r2, r2, #2
 8001950:	4093      	lsls	r3, r2
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4313      	orrs	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001958:	4935      	ldr	r1, [pc, #212]	@ (8001a30 <HAL_GPIO_Init+0x2c0>)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	089b      	lsrs	r3, r3, #2
 800195e:	3302      	adds	r3, #2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001966:	4b35      	ldr	r3, [pc, #212]	@ (8001a3c <HAL_GPIO_Init+0x2cc>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	43da      	mvns	r2, r3
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685a      	ldr	r2, [r3, #4]
 800197a:	2380      	movs	r3, #128	@ 0x80
 800197c:	035b      	lsls	r3, r3, #13
 800197e:	4013      	ands	r3, r2
 8001980:	d003      	beq.n	800198a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4313      	orrs	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800198a:	4b2c      	ldr	r3, [pc, #176]	@ (8001a3c <HAL_GPIO_Init+0x2cc>)
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001990:	4b2a      	ldr	r3, [pc, #168]	@ (8001a3c <HAL_GPIO_Init+0x2cc>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	43da      	mvns	r2, r3
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	4013      	ands	r3, r2
 800199e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685a      	ldr	r2, [r3, #4]
 80019a4:	2380      	movs	r3, #128	@ 0x80
 80019a6:	039b      	lsls	r3, r3, #14
 80019a8:	4013      	ands	r3, r2
 80019aa:	d003      	beq.n	80019b4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019b4:	4b21      	ldr	r3, [pc, #132]	@ (8001a3c <HAL_GPIO_Init+0x2cc>)
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80019ba:	4b20      	ldr	r3, [pc, #128]	@ (8001a3c <HAL_GPIO_Init+0x2cc>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	43da      	mvns	r2, r3
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	4013      	ands	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	2380      	movs	r3, #128	@ 0x80
 80019d0:	029b      	lsls	r3, r3, #10
 80019d2:	4013      	ands	r3, r2
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	4313      	orrs	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019de:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <HAL_GPIO_Init+0x2cc>)
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80019e4:	4b15      	ldr	r3, [pc, #84]	@ (8001a3c <HAL_GPIO_Init+0x2cc>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	43da      	mvns	r2, r3
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685a      	ldr	r2, [r3, #4]
 80019f8:	2380      	movs	r3, #128	@ 0x80
 80019fa:	025b      	lsls	r3, r3, #9
 80019fc:	4013      	ands	r3, r2
 80019fe:	d003      	beq.n	8001a08 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a08:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <HAL_GPIO_Init+0x2cc>)
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	3301      	adds	r3, #1
 8001a12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	40da      	lsrs	r2, r3
 8001a1c:	1e13      	subs	r3, r2, #0
 8001a1e:	d000      	beq.n	8001a22 <HAL_GPIO_Init+0x2b2>
 8001a20:	e6ae      	b.n	8001780 <HAL_GPIO_Init+0x10>
  } 
}
 8001a22:	46c0      	nop			@ (mov r8, r8)
 8001a24:	46c0      	nop			@ (mov r8, r8)
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b006      	add	sp, #24
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	40010000 	.word	0x40010000
 8001a34:	48000400 	.word	0x48000400
 8001a38:	48000800 	.word	0x48000800
 8001a3c:	40010400 	.word	0x40010400

08001a40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	000a      	movs	r2, r1
 8001a4a:	1cbb      	adds	r3, r7, #2
 8001a4c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	1cba      	adds	r2, r7, #2
 8001a54:	8812      	ldrh	r2, [r2, #0]
 8001a56:	4013      	ands	r3, r2
 8001a58:	d004      	beq.n	8001a64 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001a5a:	230f      	movs	r3, #15
 8001a5c:	18fb      	adds	r3, r7, r3
 8001a5e:	2201      	movs	r2, #1
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	e003      	b.n	8001a6c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a64:	230f      	movs	r3, #15
 8001a66:	18fb      	adds	r3, r7, r3
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001a6c:	230f      	movs	r3, #15
 8001a6e:	18fb      	adds	r3, r7, r3
 8001a70:	781b      	ldrb	r3, [r3, #0]
  }
 8001a72:	0018      	movs	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	b004      	add	sp, #16
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
 8001a82:	0008      	movs	r0, r1
 8001a84:	0011      	movs	r1, r2
 8001a86:	1cbb      	adds	r3, r7, #2
 8001a88:	1c02      	adds	r2, r0, #0
 8001a8a:	801a      	strh	r2, [r3, #0]
 8001a8c:	1c7b      	adds	r3, r7, #1
 8001a8e:	1c0a      	adds	r2, r1, #0
 8001a90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a92:	1c7b      	adds	r3, r7, #1
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d004      	beq.n	8001aa4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a9a:	1cbb      	adds	r3, r7, #2
 8001a9c:	881a      	ldrh	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001aa2:	e003      	b.n	8001aac <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001aa4:	1cbb      	adds	r3, r7, #2
 8001aa6:	881a      	ldrh	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001aac:	46c0      	nop			@ (mov r8, r8)
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b002      	add	sp, #8
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	0002      	movs	r2, r0
 8001abc:	1dbb      	adds	r3, r7, #6
 8001abe:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ac0:	4b09      	ldr	r3, [pc, #36]	@ (8001ae8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001ac2:	695b      	ldr	r3, [r3, #20]
 8001ac4:	1dba      	adds	r2, r7, #6
 8001ac6:	8812      	ldrh	r2, [r2, #0]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d008      	beq.n	8001ade <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001acc:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001ace:	1dba      	adds	r2, r7, #6
 8001ad0:	8812      	ldrh	r2, [r2, #0]
 8001ad2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ad4:	1dbb      	adds	r3, r7, #6
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	0018      	movs	r0, r3
 8001ada:	f7fe ff39 	bl	8000950 <HAL_GPIO_EXTI_Callback>
  }
}
 8001ade:	46c0      	nop			@ (mov r8, r8)
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	b002      	add	sp, #8
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	46c0      	nop			@ (mov r8, r8)
 8001ae8:	40010400 	.word	0x40010400

08001aec <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI:Enter STOP mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter STOP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	000a      	movs	r2, r1
 8001af6:	1cfb      	adds	r3, r7, #3
 8001af8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8001afe:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <HAL_PWR_EnterSTOPMode+0x60>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	60fb      	str	r3, [r7, #12]
  
  /* Clear PDDS and LPDS bits */
  tmpreg &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2203      	movs	r2, #3
 8001b08:	4393      	bics	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]

  /* Set LPDS bit according to Regulator value */
  tmpreg |= Regulator;
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR = tmpreg;
 8001b14:	4b0d      	ldr	r3, [pc, #52]	@ (8001b4c <HAL_PWR_EnterSTOPMode+0x60>)
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8001b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b50 <HAL_PWR_EnterSTOPMode+0x64>)
 8001b1c:	691a      	ldr	r2, [r3, #16]
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <HAL_PWR_EnterSTOPMode+0x64>)
 8001b20:	2104      	movs	r1, #4
 8001b22:	430a      	orrs	r2, r1
 8001b24:	611a      	str	r2, [r3, #16]

  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001b26:	1cfb      	adds	r3, r7, #3
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d101      	bne.n	8001b32 <HAL_PWR_EnterSTOPMode+0x46>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001b2e:	bf30      	wfi
 8001b30:	e002      	b.n	8001b38 <HAL_PWR_EnterSTOPMode+0x4c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001b32:	bf40      	sev
    __WFE();
 8001b34:	bf20      	wfe
    __WFE();
 8001b36:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8001b38:	4b05      	ldr	r3, [pc, #20]	@ (8001b50 <HAL_PWR_EnterSTOPMode+0x64>)
 8001b3a:	691a      	ldr	r2, [r3, #16]
 8001b3c:	4b04      	ldr	r3, [pc, #16]	@ (8001b50 <HAL_PWR_EnterSTOPMode+0x64>)
 8001b3e:	2104      	movs	r1, #4
 8001b40:	438a      	bics	r2, r1
 8001b42:	611a      	str	r2, [r3, #16]
}
 8001b44:	46c0      	nop			@ (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b004      	add	sp, #16
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40007000 	.word	0x40007000
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b088      	sub	sp, #32
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e301      	b.n	800216a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d100      	bne.n	8001b72 <HAL_RCC_OscConfig+0x1e>
 8001b70:	e08d      	b.n	8001c8e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b72:	4bc3      	ldr	r3, [pc, #780]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	220c      	movs	r2, #12
 8001b78:	4013      	ands	r3, r2
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d00e      	beq.n	8001b9c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b7e:	4bc0      	ldr	r3, [pc, #768]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	220c      	movs	r2, #12
 8001b84:	4013      	ands	r3, r2
 8001b86:	2b08      	cmp	r3, #8
 8001b88:	d116      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x64>
 8001b8a:	4bbd      	ldr	r3, [pc, #756]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	2380      	movs	r3, #128	@ 0x80
 8001b90:	025b      	lsls	r3, r3, #9
 8001b92:	401a      	ands	r2, r3
 8001b94:	2380      	movs	r3, #128	@ 0x80
 8001b96:	025b      	lsls	r3, r3, #9
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d10d      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9c:	4bb8      	ldr	r3, [pc, #736]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	2380      	movs	r3, #128	@ 0x80
 8001ba2:	029b      	lsls	r3, r3, #10
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d100      	bne.n	8001baa <HAL_RCC_OscConfig+0x56>
 8001ba8:	e070      	b.n	8001c8c <HAL_RCC_OscConfig+0x138>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d000      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x60>
 8001bb2:	e06b      	b.n	8001c8c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e2d8      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d107      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x7c>
 8001bc0:	4baf      	ldr	r3, [pc, #700]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4bae      	ldr	r3, [pc, #696]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001bc6:	2180      	movs	r1, #128	@ 0x80
 8001bc8:	0249      	lsls	r1, r1, #9
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	e02f      	b.n	8001c30 <HAL_RCC_OscConfig+0xdc>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d10c      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x9e>
 8001bd8:	4ba9      	ldr	r3, [pc, #676]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4ba8      	ldr	r3, [pc, #672]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001bde:	49a9      	ldr	r1, [pc, #676]	@ (8001e84 <HAL_RCC_OscConfig+0x330>)
 8001be0:	400a      	ands	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	4ba6      	ldr	r3, [pc, #664]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	4ba5      	ldr	r3, [pc, #660]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001bea:	49a7      	ldr	r1, [pc, #668]	@ (8001e88 <HAL_RCC_OscConfig+0x334>)
 8001bec:	400a      	ands	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	e01e      	b.n	8001c30 <HAL_RCC_OscConfig+0xdc>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b05      	cmp	r3, #5
 8001bf8:	d10e      	bne.n	8001c18 <HAL_RCC_OscConfig+0xc4>
 8001bfa:	4ba1      	ldr	r3, [pc, #644]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	4ba0      	ldr	r3, [pc, #640]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c00:	2180      	movs	r1, #128	@ 0x80
 8001c02:	02c9      	lsls	r1, r1, #11
 8001c04:	430a      	orrs	r2, r1
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	4b9d      	ldr	r3, [pc, #628]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4b9c      	ldr	r3, [pc, #624]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c0e:	2180      	movs	r1, #128	@ 0x80
 8001c10:	0249      	lsls	r1, r1, #9
 8001c12:	430a      	orrs	r2, r1
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	e00b      	b.n	8001c30 <HAL_RCC_OscConfig+0xdc>
 8001c18:	4b99      	ldr	r3, [pc, #612]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	4b98      	ldr	r3, [pc, #608]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c1e:	4999      	ldr	r1, [pc, #612]	@ (8001e84 <HAL_RCC_OscConfig+0x330>)
 8001c20:	400a      	ands	r2, r1
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	4b96      	ldr	r3, [pc, #600]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4b95      	ldr	r3, [pc, #596]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c2a:	4997      	ldr	r1, [pc, #604]	@ (8001e88 <HAL_RCC_OscConfig+0x334>)
 8001c2c:	400a      	ands	r2, r1
 8001c2e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d014      	beq.n	8001c62 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c38:	f7ff fada 	bl	80011f0 <HAL_GetTick>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c40:	e008      	b.n	8001c54 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c42:	f7ff fad5 	bl	80011f0 <HAL_GetTick>
 8001c46:	0002      	movs	r2, r0
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b64      	cmp	r3, #100	@ 0x64
 8001c4e:	d901      	bls.n	8001c54 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e28a      	b.n	800216a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c54:	4b8a      	ldr	r3, [pc, #552]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	2380      	movs	r3, #128	@ 0x80
 8001c5a:	029b      	lsls	r3, r3, #10
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d0f0      	beq.n	8001c42 <HAL_RCC_OscConfig+0xee>
 8001c60:	e015      	b.n	8001c8e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c62:	f7ff fac5 	bl	80011f0 <HAL_GetTick>
 8001c66:	0003      	movs	r3, r0
 8001c68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c6c:	f7ff fac0 	bl	80011f0 <HAL_GetTick>
 8001c70:	0002      	movs	r2, r0
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b64      	cmp	r3, #100	@ 0x64
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e275      	b.n	800216a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c7e:	4b80      	ldr	r3, [pc, #512]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	2380      	movs	r3, #128	@ 0x80
 8001c84:	029b      	lsls	r3, r3, #10
 8001c86:	4013      	ands	r3, r2
 8001c88:	d1f0      	bne.n	8001c6c <HAL_RCC_OscConfig+0x118>
 8001c8a:	e000      	b.n	8001c8e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c8c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2202      	movs	r2, #2
 8001c94:	4013      	ands	r3, r2
 8001c96:	d100      	bne.n	8001c9a <HAL_RCC_OscConfig+0x146>
 8001c98:	e069      	b.n	8001d6e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c9a:	4b79      	ldr	r3, [pc, #484]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	220c      	movs	r2, #12
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d00b      	beq.n	8001cbc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001ca4:	4b76      	ldr	r3, [pc, #472]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	220c      	movs	r2, #12
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d11c      	bne.n	8001cea <HAL_RCC_OscConfig+0x196>
 8001cb0:	4b73      	ldr	r3, [pc, #460]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	2380      	movs	r3, #128	@ 0x80
 8001cb6:	025b      	lsls	r3, r3, #9
 8001cb8:	4013      	ands	r3, r2
 8001cba:	d116      	bne.n	8001cea <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cbc:	4b70      	ldr	r3, [pc, #448]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d005      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x17e>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d001      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e24b      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd2:	4b6b      	ldr	r3, [pc, #428]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	22f8      	movs	r2, #248	@ 0xf8
 8001cd8:	4393      	bics	r3, r2
 8001cda:	0019      	movs	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	00da      	lsls	r2, r3, #3
 8001ce2:	4b67      	ldr	r3, [pc, #412]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ce8:	e041      	b.n	8001d6e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d024      	beq.n	8001d3c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cf2:	4b63      	ldr	r3, [pc, #396]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	4b62      	ldr	r3, [pc, #392]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cfe:	f7ff fa77 	bl	80011f0 <HAL_GetTick>
 8001d02:	0003      	movs	r3, r0
 8001d04:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d06:	e008      	b.n	8001d1a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d08:	f7ff fa72 	bl	80011f0 <HAL_GetTick>
 8001d0c:	0002      	movs	r2, r0
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e227      	b.n	800216a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d1a:	4b59      	ldr	r3, [pc, #356]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2202      	movs	r2, #2
 8001d20:	4013      	ands	r3, r2
 8001d22:	d0f1      	beq.n	8001d08 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d24:	4b56      	ldr	r3, [pc, #344]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	22f8      	movs	r2, #248	@ 0xf8
 8001d2a:	4393      	bics	r3, r2
 8001d2c:	0019      	movs	r1, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	00da      	lsls	r2, r3, #3
 8001d34:	4b52      	ldr	r3, [pc, #328]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001d36:	430a      	orrs	r2, r1
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	e018      	b.n	8001d6e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d3c:	4b50      	ldr	r3, [pc, #320]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	4b4f      	ldr	r3, [pc, #316]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001d42:	2101      	movs	r1, #1
 8001d44:	438a      	bics	r2, r1
 8001d46:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d48:	f7ff fa52 	bl	80011f0 <HAL_GetTick>
 8001d4c:	0003      	movs	r3, r0
 8001d4e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d52:	f7ff fa4d 	bl	80011f0 <HAL_GetTick>
 8001d56:	0002      	movs	r2, r0
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e202      	b.n	800216a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d64:	4b46      	ldr	r3, [pc, #280]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2202      	movs	r2, #2
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d1f1      	bne.n	8001d52 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2208      	movs	r2, #8
 8001d74:	4013      	ands	r3, r2
 8001d76:	d036      	beq.n	8001de6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	69db      	ldr	r3, [r3, #28]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d019      	beq.n	8001db4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d80:	4b3f      	ldr	r3, [pc, #252]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001d82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d84:	4b3e      	ldr	r3, [pc, #248]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001d86:	2101      	movs	r1, #1
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8c:	f7ff fa30 	bl	80011f0 <HAL_GetTick>
 8001d90:	0003      	movs	r3, r0
 8001d92:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d94:	e008      	b.n	8001da8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d96:	f7ff fa2b 	bl	80011f0 <HAL_GetTick>
 8001d9a:	0002      	movs	r2, r0
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e1e0      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001da8:	4b35      	ldr	r3, [pc, #212]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	2202      	movs	r2, #2
 8001dae:	4013      	ands	r3, r2
 8001db0:	d0f1      	beq.n	8001d96 <HAL_RCC_OscConfig+0x242>
 8001db2:	e018      	b.n	8001de6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001db4:	4b32      	ldr	r3, [pc, #200]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001db6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001db8:	4b31      	ldr	r3, [pc, #196]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001dba:	2101      	movs	r1, #1
 8001dbc:	438a      	bics	r2, r1
 8001dbe:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dc0:	f7ff fa16 	bl	80011f0 <HAL_GetTick>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dca:	f7ff fa11 	bl	80011f0 <HAL_GetTick>
 8001dce:	0002      	movs	r2, r0
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e1c6      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ddc:	4b28      	ldr	r3, [pc, #160]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de0:	2202      	movs	r2, #2
 8001de2:	4013      	ands	r3, r2
 8001de4:	d1f1      	bne.n	8001dca <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2204      	movs	r2, #4
 8001dec:	4013      	ands	r3, r2
 8001dee:	d100      	bne.n	8001df2 <HAL_RCC_OscConfig+0x29e>
 8001df0:	e0b4      	b.n	8001f5c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001df2:	201f      	movs	r0, #31
 8001df4:	183b      	adds	r3, r7, r0
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dfa:	4b21      	ldr	r3, [pc, #132]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001dfc:	69da      	ldr	r2, [r3, #28]
 8001dfe:	2380      	movs	r3, #128	@ 0x80
 8001e00:	055b      	lsls	r3, r3, #21
 8001e02:	4013      	ands	r3, r2
 8001e04:	d110      	bne.n	8001e28 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e06:	4b1e      	ldr	r3, [pc, #120]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001e08:	69da      	ldr	r2, [r3, #28]
 8001e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001e0c:	2180      	movs	r1, #128	@ 0x80
 8001e0e:	0549      	lsls	r1, r1, #21
 8001e10:	430a      	orrs	r2, r1
 8001e12:	61da      	str	r2, [r3, #28]
 8001e14:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001e16:	69da      	ldr	r2, [r3, #28]
 8001e18:	2380      	movs	r3, #128	@ 0x80
 8001e1a:	055b      	lsls	r3, r3, #21
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e22:	183b      	adds	r3, r7, r0
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e28:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <HAL_RCC_OscConfig+0x338>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	2380      	movs	r3, #128	@ 0x80
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	4013      	ands	r3, r2
 8001e32:	d11a      	bne.n	8001e6a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e34:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <HAL_RCC_OscConfig+0x338>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4b14      	ldr	r3, [pc, #80]	@ (8001e8c <HAL_RCC_OscConfig+0x338>)
 8001e3a:	2180      	movs	r1, #128	@ 0x80
 8001e3c:	0049      	lsls	r1, r1, #1
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e42:	f7ff f9d5 	bl	80011f0 <HAL_GetTick>
 8001e46:	0003      	movs	r3, r0
 8001e48:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4a:	e008      	b.n	8001e5e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4c:	f7ff f9d0 	bl	80011f0 <HAL_GetTick>
 8001e50:	0002      	movs	r2, r0
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b64      	cmp	r3, #100	@ 0x64
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e185      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e8c <HAL_RCC_OscConfig+0x338>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	2380      	movs	r3, #128	@ 0x80
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	4013      	ands	r3, r2
 8001e68:	d0f0      	beq.n	8001e4c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d10e      	bne.n	8001e90 <HAL_RCC_OscConfig+0x33c>
 8001e72:	4b03      	ldr	r3, [pc, #12]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001e74:	6a1a      	ldr	r2, [r3, #32]
 8001e76:	4b02      	ldr	r3, [pc, #8]	@ (8001e80 <HAL_RCC_OscConfig+0x32c>)
 8001e78:	2101      	movs	r1, #1
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	621a      	str	r2, [r3, #32]
 8001e7e:	e035      	b.n	8001eec <HAL_RCC_OscConfig+0x398>
 8001e80:	40021000 	.word	0x40021000
 8001e84:	fffeffff 	.word	0xfffeffff
 8001e88:	fffbffff 	.word	0xfffbffff
 8001e8c:	40007000 	.word	0x40007000
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d10c      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x35e>
 8001e98:	4bb6      	ldr	r3, [pc, #728]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001e9a:	6a1a      	ldr	r2, [r3, #32]
 8001e9c:	4bb5      	ldr	r3, [pc, #724]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	438a      	bics	r2, r1
 8001ea2:	621a      	str	r2, [r3, #32]
 8001ea4:	4bb3      	ldr	r3, [pc, #716]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ea6:	6a1a      	ldr	r2, [r3, #32]
 8001ea8:	4bb2      	ldr	r3, [pc, #712]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001eaa:	2104      	movs	r1, #4
 8001eac:	438a      	bics	r2, r1
 8001eae:	621a      	str	r2, [r3, #32]
 8001eb0:	e01c      	b.n	8001eec <HAL_RCC_OscConfig+0x398>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	2b05      	cmp	r3, #5
 8001eb8:	d10c      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x380>
 8001eba:	4bae      	ldr	r3, [pc, #696]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ebc:	6a1a      	ldr	r2, [r3, #32]
 8001ebe:	4bad      	ldr	r3, [pc, #692]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ec0:	2104      	movs	r1, #4
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	621a      	str	r2, [r3, #32]
 8001ec6:	4bab      	ldr	r3, [pc, #684]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ec8:	6a1a      	ldr	r2, [r3, #32]
 8001eca:	4baa      	ldr	r3, [pc, #680]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ecc:	2101      	movs	r1, #1
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	621a      	str	r2, [r3, #32]
 8001ed2:	e00b      	b.n	8001eec <HAL_RCC_OscConfig+0x398>
 8001ed4:	4ba7      	ldr	r3, [pc, #668]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ed6:	6a1a      	ldr	r2, [r3, #32]
 8001ed8:	4ba6      	ldr	r3, [pc, #664]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001eda:	2101      	movs	r1, #1
 8001edc:	438a      	bics	r2, r1
 8001ede:	621a      	str	r2, [r3, #32]
 8001ee0:	4ba4      	ldr	r3, [pc, #656]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ee2:	6a1a      	ldr	r2, [r3, #32]
 8001ee4:	4ba3      	ldr	r3, [pc, #652]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ee6:	2104      	movs	r1, #4
 8001ee8:	438a      	bics	r2, r1
 8001eea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d014      	beq.n	8001f1e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef4:	f7ff f97c 	bl	80011f0 <HAL_GetTick>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001efc:	e009      	b.n	8001f12 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001efe:	f7ff f977 	bl	80011f0 <HAL_GetTick>
 8001f02:	0002      	movs	r2, r0
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	4a9b      	ldr	r2, [pc, #620]	@ (8002178 <HAL_RCC_OscConfig+0x624>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e12b      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f12:	4b98      	ldr	r3, [pc, #608]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	2202      	movs	r2, #2
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d0f0      	beq.n	8001efe <HAL_RCC_OscConfig+0x3aa>
 8001f1c:	e013      	b.n	8001f46 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f1e:	f7ff f967 	bl	80011f0 <HAL_GetTick>
 8001f22:	0003      	movs	r3, r0
 8001f24:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f26:	e009      	b.n	8001f3c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f28:	f7ff f962 	bl	80011f0 <HAL_GetTick>
 8001f2c:	0002      	movs	r2, r0
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	4a91      	ldr	r2, [pc, #580]	@ (8002178 <HAL_RCC_OscConfig+0x624>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e116      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f3c:	4b8d      	ldr	r3, [pc, #564]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	2202      	movs	r2, #2
 8001f42:	4013      	ands	r3, r2
 8001f44:	d1f0      	bne.n	8001f28 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f46:	231f      	movs	r3, #31
 8001f48:	18fb      	adds	r3, r7, r3
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d105      	bne.n	8001f5c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f50:	4b88      	ldr	r3, [pc, #544]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001f52:	69da      	ldr	r2, [r3, #28]
 8001f54:	4b87      	ldr	r3, [pc, #540]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001f56:	4989      	ldr	r1, [pc, #548]	@ (800217c <HAL_RCC_OscConfig+0x628>)
 8001f58:	400a      	ands	r2, r1
 8001f5a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2210      	movs	r2, #16
 8001f62:	4013      	ands	r3, r2
 8001f64:	d063      	beq.n	800202e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	695b      	ldr	r3, [r3, #20]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d12a      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f6e:	4b81      	ldr	r3, [pc, #516]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001f70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f72:	4b80      	ldr	r3, [pc, #512]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001f74:	2104      	movs	r1, #4
 8001f76:	430a      	orrs	r2, r1
 8001f78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001f7a:	4b7e      	ldr	r3, [pc, #504]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001f7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f7e:	4b7d      	ldr	r3, [pc, #500]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001f80:	2101      	movs	r1, #1
 8001f82:	430a      	orrs	r2, r1
 8001f84:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f86:	f7ff f933 	bl	80011f0 <HAL_GetTick>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f90:	f7ff f92e 	bl	80011f0 <HAL_GetTick>
 8001f94:	0002      	movs	r2, r0
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e0e3      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001fa2:	4b74      	ldr	r3, [pc, #464]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001fa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d0f1      	beq.n	8001f90 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001fac:	4b71      	ldr	r3, [pc, #452]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001fae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fb0:	22f8      	movs	r2, #248	@ 0xf8
 8001fb2:	4393      	bics	r3, r2
 8001fb4:	0019      	movs	r1, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	00da      	lsls	r2, r3, #3
 8001fbc:	4b6d      	ldr	r3, [pc, #436]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fc2:	e034      	b.n	800202e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	695b      	ldr	r3, [r3, #20]
 8001fc8:	3305      	adds	r3, #5
 8001fca:	d111      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001fcc:	4b69      	ldr	r3, [pc, #420]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001fce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fd0:	4b68      	ldr	r3, [pc, #416]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001fd2:	2104      	movs	r1, #4
 8001fd4:	438a      	bics	r2, r1
 8001fd6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001fd8:	4b66      	ldr	r3, [pc, #408]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fdc:	22f8      	movs	r2, #248	@ 0xf8
 8001fde:	4393      	bics	r3, r2
 8001fe0:	0019      	movs	r1, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	699b      	ldr	r3, [r3, #24]
 8001fe6:	00da      	lsls	r2, r3, #3
 8001fe8:	4b62      	ldr	r3, [pc, #392]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001fea:	430a      	orrs	r2, r1
 8001fec:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fee:	e01e      	b.n	800202e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ff0:	4b60      	ldr	r3, [pc, #384]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ff2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ff4:	4b5f      	ldr	r3, [pc, #380]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ff6:	2104      	movs	r1, #4
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001ffc:	4b5d      	ldr	r3, [pc, #372]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8001ffe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002000:	4b5c      	ldr	r3, [pc, #368]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002002:	2101      	movs	r1, #1
 8002004:	438a      	bics	r2, r1
 8002006:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002008:	f7ff f8f2 	bl	80011f0 <HAL_GetTick>
 800200c:	0003      	movs	r3, r0
 800200e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002010:	e008      	b.n	8002024 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002012:	f7ff f8ed 	bl	80011f0 <HAL_GetTick>
 8002016:	0002      	movs	r2, r0
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e0a2      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002024:	4b53      	ldr	r3, [pc, #332]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002028:	2202      	movs	r2, #2
 800202a:	4013      	ands	r3, r2
 800202c:	d1f1      	bne.n	8002012 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d100      	bne.n	8002038 <HAL_RCC_OscConfig+0x4e4>
 8002036:	e097      	b.n	8002168 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002038:	4b4e      	ldr	r3, [pc, #312]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	220c      	movs	r2, #12
 800203e:	4013      	ands	r3, r2
 8002040:	2b08      	cmp	r3, #8
 8002042:	d100      	bne.n	8002046 <HAL_RCC_OscConfig+0x4f2>
 8002044:	e06b      	b.n	800211e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a1b      	ldr	r3, [r3, #32]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d14c      	bne.n	80020e8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800204e:	4b49      	ldr	r3, [pc, #292]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	4b48      	ldr	r3, [pc, #288]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002054:	494a      	ldr	r1, [pc, #296]	@ (8002180 <HAL_RCC_OscConfig+0x62c>)
 8002056:	400a      	ands	r2, r1
 8002058:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205a:	f7ff f8c9 	bl	80011f0 <HAL_GetTick>
 800205e:	0003      	movs	r3, r0
 8002060:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002064:	f7ff f8c4 	bl	80011f0 <HAL_GetTick>
 8002068:	0002      	movs	r2, r0
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e079      	b.n	800216a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002076:	4b3f      	ldr	r3, [pc, #252]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	2380      	movs	r3, #128	@ 0x80
 800207c:	049b      	lsls	r3, r3, #18
 800207e:	4013      	ands	r3, r2
 8002080:	d1f0      	bne.n	8002064 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002082:	4b3c      	ldr	r3, [pc, #240]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002086:	220f      	movs	r2, #15
 8002088:	4393      	bics	r3, r2
 800208a:	0019      	movs	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002090:	4b38      	ldr	r3, [pc, #224]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002092:	430a      	orrs	r2, r1
 8002094:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002096:	4b37      	ldr	r3, [pc, #220]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	4a3a      	ldr	r2, [pc, #232]	@ (8002184 <HAL_RCC_OscConfig+0x630>)
 800209c:	4013      	ands	r3, r2
 800209e:	0019      	movs	r1, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a8:	431a      	orrs	r2, r3
 80020aa:	4b32      	ldr	r3, [pc, #200]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 80020ac:	430a      	orrs	r2, r1
 80020ae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020b0:	4b30      	ldr	r3, [pc, #192]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 80020b6:	2180      	movs	r1, #128	@ 0x80
 80020b8:	0449      	lsls	r1, r1, #17
 80020ba:	430a      	orrs	r2, r1
 80020bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020be:	f7ff f897 	bl	80011f0 <HAL_GetTick>
 80020c2:	0003      	movs	r3, r0
 80020c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c8:	f7ff f892 	bl	80011f0 <HAL_GetTick>
 80020cc:	0002      	movs	r2, r0
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e047      	b.n	800216a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020da:	4b26      	ldr	r3, [pc, #152]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	2380      	movs	r3, #128	@ 0x80
 80020e0:	049b      	lsls	r3, r3, #18
 80020e2:	4013      	ands	r3, r2
 80020e4:	d0f0      	beq.n	80020c8 <HAL_RCC_OscConfig+0x574>
 80020e6:	e03f      	b.n	8002168 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020e8:	4b22      	ldr	r3, [pc, #136]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4b21      	ldr	r3, [pc, #132]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 80020ee:	4924      	ldr	r1, [pc, #144]	@ (8002180 <HAL_RCC_OscConfig+0x62c>)
 80020f0:	400a      	ands	r2, r1
 80020f2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f4:	f7ff f87c 	bl	80011f0 <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020fe:	f7ff f877 	bl	80011f0 <HAL_GetTick>
 8002102:	0002      	movs	r2, r0
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e02c      	b.n	800216a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002110:	4b18      	ldr	r3, [pc, #96]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	049b      	lsls	r3, r3, #18
 8002118:	4013      	ands	r3, r2
 800211a:	d1f0      	bne.n	80020fe <HAL_RCC_OscConfig+0x5aa>
 800211c:	e024      	b.n	8002168 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d101      	bne.n	800212a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e01f      	b.n	800216a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800212a:	4b12      	ldr	r3, [pc, #72]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002130:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <HAL_RCC_OscConfig+0x620>)
 8002132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002134:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	2380      	movs	r3, #128	@ 0x80
 800213a:	025b      	lsls	r3, r3, #9
 800213c:	401a      	ands	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002142:	429a      	cmp	r2, r3
 8002144:	d10e      	bne.n	8002164 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	220f      	movs	r2, #15
 800214a:	401a      	ands	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002150:	429a      	cmp	r2, r3
 8002152:	d107      	bne.n	8002164 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	23f0      	movs	r3, #240	@ 0xf0
 8002158:	039b      	lsls	r3, r3, #14
 800215a:	401a      	ands	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002160:	429a      	cmp	r2, r3
 8002162:	d001      	beq.n	8002168 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	0018      	movs	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	b008      	add	sp, #32
 8002170:	bd80      	pop	{r7, pc}
 8002172:	46c0      	nop			@ (mov r8, r8)
 8002174:	40021000 	.word	0x40021000
 8002178:	00001388 	.word	0x00001388
 800217c:	efffffff 	.word	0xefffffff
 8002180:	feffffff 	.word	0xfeffffff
 8002184:	ffc2ffff 	.word	0xffc2ffff

08002188 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d101      	bne.n	800219c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e0b3      	b.n	8002304 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800219c:	4b5b      	ldr	r3, [pc, #364]	@ (800230c <HAL_RCC_ClockConfig+0x184>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2201      	movs	r2, #1
 80021a2:	4013      	ands	r3, r2
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d911      	bls.n	80021ce <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021aa:	4b58      	ldr	r3, [pc, #352]	@ (800230c <HAL_RCC_ClockConfig+0x184>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2201      	movs	r2, #1
 80021b0:	4393      	bics	r3, r2
 80021b2:	0019      	movs	r1, r3
 80021b4:	4b55      	ldr	r3, [pc, #340]	@ (800230c <HAL_RCC_ClockConfig+0x184>)
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	430a      	orrs	r2, r1
 80021ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021bc:	4b53      	ldr	r3, [pc, #332]	@ (800230c <HAL_RCC_ClockConfig+0x184>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2201      	movs	r2, #1
 80021c2:	4013      	ands	r3, r2
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d001      	beq.n	80021ce <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e09a      	b.n	8002304 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2202      	movs	r2, #2
 80021d4:	4013      	ands	r3, r2
 80021d6:	d015      	beq.n	8002204 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2204      	movs	r2, #4
 80021de:	4013      	ands	r3, r2
 80021e0:	d006      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80021e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 80021e8:	21e0      	movs	r1, #224	@ 0xe0
 80021ea:	00c9      	lsls	r1, r1, #3
 80021ec:	430a      	orrs	r2, r1
 80021ee:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021f0:	4b47      	ldr	r3, [pc, #284]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	22f0      	movs	r2, #240	@ 0xf0
 80021f6:	4393      	bics	r3, r2
 80021f8:	0019      	movs	r1, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	4b44      	ldr	r3, [pc, #272]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 8002200:	430a      	orrs	r2, r1
 8002202:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2201      	movs	r2, #1
 800220a:	4013      	ands	r3, r2
 800220c:	d040      	beq.n	8002290 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d107      	bne.n	8002226 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002216:	4b3e      	ldr	r3, [pc, #248]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	2380      	movs	r3, #128	@ 0x80
 800221c:	029b      	lsls	r3, r3, #10
 800221e:	4013      	ands	r3, r2
 8002220:	d114      	bne.n	800224c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e06e      	b.n	8002304 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d107      	bne.n	800223e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800222e:	4b38      	ldr	r3, [pc, #224]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	2380      	movs	r3, #128	@ 0x80
 8002234:	049b      	lsls	r3, r3, #18
 8002236:	4013      	ands	r3, r2
 8002238:	d108      	bne.n	800224c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e062      	b.n	8002304 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800223e:	4b34      	ldr	r3, [pc, #208]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2202      	movs	r2, #2
 8002244:	4013      	ands	r3, r2
 8002246:	d101      	bne.n	800224c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e05b      	b.n	8002304 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800224c:	4b30      	ldr	r3, [pc, #192]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2203      	movs	r2, #3
 8002252:	4393      	bics	r3, r2
 8002254:	0019      	movs	r1, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685a      	ldr	r2, [r3, #4]
 800225a:	4b2d      	ldr	r3, [pc, #180]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 800225c:	430a      	orrs	r2, r1
 800225e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002260:	f7fe ffc6 	bl	80011f0 <HAL_GetTick>
 8002264:	0003      	movs	r3, r0
 8002266:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002268:	e009      	b.n	800227e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800226a:	f7fe ffc1 	bl	80011f0 <HAL_GetTick>
 800226e:	0002      	movs	r2, r0
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	4a27      	ldr	r2, [pc, #156]	@ (8002314 <HAL_RCC_ClockConfig+0x18c>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d901      	bls.n	800227e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e042      	b.n	8002304 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800227e:	4b24      	ldr	r3, [pc, #144]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	220c      	movs	r2, #12
 8002284:	401a      	ands	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	429a      	cmp	r2, r3
 800228e:	d1ec      	bne.n	800226a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002290:	4b1e      	ldr	r3, [pc, #120]	@ (800230c <HAL_RCC_ClockConfig+0x184>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2201      	movs	r2, #1
 8002296:	4013      	ands	r3, r2
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	429a      	cmp	r2, r3
 800229c:	d211      	bcs.n	80022c2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800229e:	4b1b      	ldr	r3, [pc, #108]	@ (800230c <HAL_RCC_ClockConfig+0x184>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2201      	movs	r2, #1
 80022a4:	4393      	bics	r3, r2
 80022a6:	0019      	movs	r1, r3
 80022a8:	4b18      	ldr	r3, [pc, #96]	@ (800230c <HAL_RCC_ClockConfig+0x184>)
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b0:	4b16      	ldr	r3, [pc, #88]	@ (800230c <HAL_RCC_ClockConfig+0x184>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2201      	movs	r2, #1
 80022b6:	4013      	ands	r3, r2
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d001      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e020      	b.n	8002304 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2204      	movs	r2, #4
 80022c8:	4013      	ands	r3, r2
 80022ca:	d009      	beq.n	80022e0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80022cc:	4b10      	ldr	r3, [pc, #64]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	4a11      	ldr	r2, [pc, #68]	@ (8002318 <HAL_RCC_ClockConfig+0x190>)
 80022d2:	4013      	ands	r3, r2
 80022d4:	0019      	movs	r1, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	4b0d      	ldr	r3, [pc, #52]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 80022dc:	430a      	orrs	r2, r1
 80022de:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022e0:	f000 f820 	bl	8002324 <HAL_RCC_GetSysClockFreq>
 80022e4:	0001      	movs	r1, r0
 80022e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002310 <HAL_RCC_ClockConfig+0x188>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	091b      	lsrs	r3, r3, #4
 80022ec:	220f      	movs	r2, #15
 80022ee:	4013      	ands	r3, r2
 80022f0:	4a0a      	ldr	r2, [pc, #40]	@ (800231c <HAL_RCC_ClockConfig+0x194>)
 80022f2:	5cd3      	ldrb	r3, [r2, r3]
 80022f4:	000a      	movs	r2, r1
 80022f6:	40da      	lsrs	r2, r3
 80022f8:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <HAL_RCC_ClockConfig+0x198>)
 80022fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022fc:	2003      	movs	r0, #3
 80022fe:	f7fe ff31 	bl	8001164 <HAL_InitTick>
  
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	0018      	movs	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	b004      	add	sp, #16
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40022000 	.word	0x40022000
 8002310:	40021000 	.word	0x40021000
 8002314:	00001388 	.word	0x00001388
 8002318:	fffff8ff 	.word	0xfffff8ff
 800231c:	08004fb8 	.word	0x08004fb8
 8002320:	20000004 	.word	0x20000004

08002324 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800232a:	2300      	movs	r3, #0
 800232c:	60fb      	str	r3, [r7, #12]
 800232e:	2300      	movs	r3, #0
 8002330:	60bb      	str	r3, [r7, #8]
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
 8002336:	2300      	movs	r3, #0
 8002338:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800233e:	4b20      	ldr	r3, [pc, #128]	@ (80023c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	220c      	movs	r2, #12
 8002348:	4013      	ands	r3, r2
 800234a:	2b04      	cmp	r3, #4
 800234c:	d002      	beq.n	8002354 <HAL_RCC_GetSysClockFreq+0x30>
 800234e:	2b08      	cmp	r3, #8
 8002350:	d003      	beq.n	800235a <HAL_RCC_GetSysClockFreq+0x36>
 8002352:	e02c      	b.n	80023ae <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002354:	4b1b      	ldr	r3, [pc, #108]	@ (80023c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002356:	613b      	str	r3, [r7, #16]
      break;
 8002358:	e02c      	b.n	80023b4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	0c9b      	lsrs	r3, r3, #18
 800235e:	220f      	movs	r2, #15
 8002360:	4013      	ands	r3, r2
 8002362:	4a19      	ldr	r2, [pc, #100]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002364:	5cd3      	ldrb	r3, [r2, r3]
 8002366:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002368:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800236a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236c:	220f      	movs	r2, #15
 800236e:	4013      	ands	r3, r2
 8002370:	4a16      	ldr	r2, [pc, #88]	@ (80023cc <HAL_RCC_GetSysClockFreq+0xa8>)
 8002372:	5cd3      	ldrb	r3, [r2, r3]
 8002374:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	2380      	movs	r3, #128	@ 0x80
 800237a:	025b      	lsls	r3, r3, #9
 800237c:	4013      	ands	r3, r2
 800237e:	d009      	beq.n	8002394 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002380:	68b9      	ldr	r1, [r7, #8]
 8002382:	4810      	ldr	r0, [pc, #64]	@ (80023c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002384:	f7fd fec0 	bl	8000108 <__udivsi3>
 8002388:	0003      	movs	r3, r0
 800238a:	001a      	movs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4353      	muls	r3, r2
 8002390:	617b      	str	r3, [r7, #20]
 8002392:	e009      	b.n	80023a8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	000a      	movs	r2, r1
 8002398:	0152      	lsls	r2, r2, #5
 800239a:	1a52      	subs	r2, r2, r1
 800239c:	0193      	lsls	r3, r2, #6
 800239e:	1a9b      	subs	r3, r3, r2
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	185b      	adds	r3, r3, r1
 80023a4:	021b      	lsls	r3, r3, #8
 80023a6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	613b      	str	r3, [r7, #16]
      break;
 80023ac:	e002      	b.n	80023b4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023ae:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023b0:	613b      	str	r3, [r7, #16]
      break;
 80023b2:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80023b4:	693b      	ldr	r3, [r7, #16]
}
 80023b6:	0018      	movs	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	b006      	add	sp, #24
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	46c0      	nop			@ (mov r8, r8)
 80023c0:	40021000 	.word	0x40021000
 80023c4:	007a1200 	.word	0x007a1200
 80023c8:	08004fd4 	.word	0x08004fd4
 80023cc:	08004fe4 	.word	0x08004fe4

080023d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023d4:	4b02      	ldr	r3, [pc, #8]	@ (80023e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80023d6:	681b      	ldr	r3, [r3, #0]
}
 80023d8:	0018      	movs	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	20000004 	.word	0x20000004

080023e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80023e8:	f7ff fff2 	bl	80023d0 <HAL_RCC_GetHCLKFreq>
 80023ec:	0001      	movs	r1, r0
 80023ee:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	0a1b      	lsrs	r3, r3, #8
 80023f4:	2207      	movs	r2, #7
 80023f6:	4013      	ands	r3, r2
 80023f8:	4a04      	ldr	r2, [pc, #16]	@ (800240c <HAL_RCC_GetPCLK1Freq+0x28>)
 80023fa:	5cd3      	ldrb	r3, [r2, r3]
 80023fc:	40d9      	lsrs	r1, r3
 80023fe:	000b      	movs	r3, r1
}    
 8002400:	0018      	movs	r0, r3
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	46c0      	nop			@ (mov r8, r8)
 8002408:	40021000 	.word	0x40021000
 800240c:	08004fc8 	.word	0x08004fc8

08002410 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002418:	2300      	movs	r3, #0
 800241a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800241c:	2300      	movs	r3, #0
 800241e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	2380      	movs	r3, #128	@ 0x80
 8002426:	025b      	lsls	r3, r3, #9
 8002428:	4013      	ands	r3, r2
 800242a:	d100      	bne.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800242c:	e08e      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800242e:	2017      	movs	r0, #23
 8002430:	183b      	adds	r3, r7, r0
 8002432:	2200      	movs	r2, #0
 8002434:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002436:	4b57      	ldr	r3, [pc, #348]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002438:	69da      	ldr	r2, [r3, #28]
 800243a:	2380      	movs	r3, #128	@ 0x80
 800243c:	055b      	lsls	r3, r3, #21
 800243e:	4013      	ands	r3, r2
 8002440:	d110      	bne.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002442:	4b54      	ldr	r3, [pc, #336]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002444:	69da      	ldr	r2, [r3, #28]
 8002446:	4b53      	ldr	r3, [pc, #332]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002448:	2180      	movs	r1, #128	@ 0x80
 800244a:	0549      	lsls	r1, r1, #21
 800244c:	430a      	orrs	r2, r1
 800244e:	61da      	str	r2, [r3, #28]
 8002450:	4b50      	ldr	r3, [pc, #320]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002452:	69da      	ldr	r2, [r3, #28]
 8002454:	2380      	movs	r3, #128	@ 0x80
 8002456:	055b      	lsls	r3, r3, #21
 8002458:	4013      	ands	r3, r2
 800245a:	60bb      	str	r3, [r7, #8]
 800245c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800245e:	183b      	adds	r3, r7, r0
 8002460:	2201      	movs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002464:	4b4c      	ldr	r3, [pc, #304]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	2380      	movs	r3, #128	@ 0x80
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	4013      	ands	r3, r2
 800246e:	d11a      	bne.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002470:	4b49      	ldr	r3, [pc, #292]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4b48      	ldr	r3, [pc, #288]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002476:	2180      	movs	r1, #128	@ 0x80
 8002478:	0049      	lsls	r1, r1, #1
 800247a:	430a      	orrs	r2, r1
 800247c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800247e:	f7fe feb7 	bl	80011f0 <HAL_GetTick>
 8002482:	0003      	movs	r3, r0
 8002484:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002486:	e008      	b.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002488:	f7fe feb2 	bl	80011f0 <HAL_GetTick>
 800248c:	0002      	movs	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b64      	cmp	r3, #100	@ 0x64
 8002494:	d901      	bls.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e077      	b.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249a:	4b3f      	ldr	r3, [pc, #252]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	2380      	movs	r3, #128	@ 0x80
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4013      	ands	r3, r2
 80024a4:	d0f0      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80024a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024a8:	6a1a      	ldr	r2, [r3, #32]
 80024aa:	23c0      	movs	r3, #192	@ 0xc0
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	4013      	ands	r3, r2
 80024b0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d034      	beq.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685a      	ldr	r2, [r3, #4]
 80024bc:	23c0      	movs	r3, #192	@ 0xc0
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4013      	ands	r3, r2
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d02c      	beq.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80024c8:	4b32      	ldr	r3, [pc, #200]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024ca:	6a1b      	ldr	r3, [r3, #32]
 80024cc:	4a33      	ldr	r2, [pc, #204]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80024d2:	4b30      	ldr	r3, [pc, #192]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024d4:	6a1a      	ldr	r2, [r3, #32]
 80024d6:	4b2f      	ldr	r3, [pc, #188]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024d8:	2180      	movs	r1, #128	@ 0x80
 80024da:	0249      	lsls	r1, r1, #9
 80024dc:	430a      	orrs	r2, r1
 80024de:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024e0:	4b2c      	ldr	r3, [pc, #176]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024e2:	6a1a      	ldr	r2, [r3, #32]
 80024e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024e6:	492e      	ldr	r1, [pc, #184]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80024e8:	400a      	ands	r2, r1
 80024ea:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80024ec:	4b29      	ldr	r3, [pc, #164]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2201      	movs	r2, #1
 80024f6:	4013      	ands	r3, r2
 80024f8:	d013      	beq.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fa:	f7fe fe79 	bl	80011f0 <HAL_GetTick>
 80024fe:	0003      	movs	r3, r0
 8002500:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002502:	e009      	b.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002504:	f7fe fe74 	bl	80011f0 <HAL_GetTick>
 8002508:	0002      	movs	r2, r0
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	4a25      	ldr	r2, [pc, #148]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e038      	b.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002518:	4b1e      	ldr	r3, [pc, #120]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	2202      	movs	r2, #2
 800251e:	4013      	ands	r3, r2
 8002520:	d0f0      	beq.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002522:	4b1c      	ldr	r3, [pc, #112]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002524:	6a1b      	ldr	r3, [r3, #32]
 8002526:	4a1d      	ldr	r2, [pc, #116]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002528:	4013      	ands	r3, r2
 800252a:	0019      	movs	r1, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	4b18      	ldr	r3, [pc, #96]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002532:	430a      	orrs	r2, r1
 8002534:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002536:	2317      	movs	r3, #23
 8002538:	18fb      	adds	r3, r7, r3
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d105      	bne.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002540:	4b14      	ldr	r3, [pc, #80]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002542:	69da      	ldr	r2, [r3, #28]
 8002544:	4b13      	ldr	r3, [pc, #76]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002546:	4918      	ldr	r1, [pc, #96]	@ (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002548:	400a      	ands	r2, r1
 800254a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2201      	movs	r2, #1
 8002552:	4013      	ands	r3, r2
 8002554:	d009      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002556:	4b0f      	ldr	r3, [pc, #60]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	2203      	movs	r2, #3
 800255c:	4393      	bics	r3, r2
 800255e:	0019      	movs	r1, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	4b0b      	ldr	r3, [pc, #44]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002566:	430a      	orrs	r2, r1
 8002568:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2220      	movs	r2, #32
 8002570:	4013      	ands	r3, r2
 8002572:	d009      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002574:	4b07      	ldr	r3, [pc, #28]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002578:	2210      	movs	r2, #16
 800257a:	4393      	bics	r3, r2
 800257c:	0019      	movs	r1, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	4b04      	ldr	r3, [pc, #16]	@ (8002594 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002584:	430a      	orrs	r2, r1
 8002586:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	0018      	movs	r0, r3
 800258c:	46bd      	mov	sp, r7
 800258e:	b006      	add	sp, #24
 8002590:	bd80      	pop	{r7, pc}
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	40021000 	.word	0x40021000
 8002598:	40007000 	.word	0x40007000
 800259c:	fffffcff 	.word	0xfffffcff
 80025a0:	fffeffff 	.word	0xfffeffff
 80025a4:	00001388 	.word	0x00001388
 80025a8:	efffffff 	.word	0xefffffff

080025ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e042      	b.n	8002644 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	223d      	movs	r2, #61	@ 0x3d
 80025c2:	5c9b      	ldrb	r3, [r3, r2]
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d107      	bne.n	80025da <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	223c      	movs	r2, #60	@ 0x3c
 80025ce:	2100      	movs	r1, #0
 80025d0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	0018      	movs	r0, r3
 80025d6:	f7fe fa15 	bl	8000a04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	223d      	movs	r2, #61	@ 0x3d
 80025de:	2102      	movs	r1, #2
 80025e0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3304      	adds	r3, #4
 80025ea:	0019      	movs	r1, r3
 80025ec:	0010      	movs	r0, r2
 80025ee:	f000 fca5 	bl	8002f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2246      	movs	r2, #70	@ 0x46
 80025f6:	2101      	movs	r1, #1
 80025f8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	223e      	movs	r2, #62	@ 0x3e
 80025fe:	2101      	movs	r1, #1
 8002600:	5499      	strb	r1, [r3, r2]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	223f      	movs	r2, #63	@ 0x3f
 8002606:	2101      	movs	r1, #1
 8002608:	5499      	strb	r1, [r3, r2]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2240      	movs	r2, #64	@ 0x40
 800260e:	2101      	movs	r1, #1
 8002610:	5499      	strb	r1, [r3, r2]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2241      	movs	r2, #65	@ 0x41
 8002616:	2101      	movs	r1, #1
 8002618:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2242      	movs	r2, #66	@ 0x42
 800261e:	2101      	movs	r1, #1
 8002620:	5499      	strb	r1, [r3, r2]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2243      	movs	r2, #67	@ 0x43
 8002626:	2101      	movs	r1, #1
 8002628:	5499      	strb	r1, [r3, r2]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2244      	movs	r2, #68	@ 0x44
 800262e:	2101      	movs	r1, #1
 8002630:	5499      	strb	r1, [r3, r2]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2245      	movs	r2, #69	@ 0x45
 8002636:	2101      	movs	r1, #1
 8002638:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	223d      	movs	r2, #61	@ 0x3d
 800263e:	2101      	movs	r1, #1
 8002640:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	0018      	movs	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	b002      	add	sp, #8
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e042      	b.n	80026e4 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	223d      	movs	r2, #61	@ 0x3d
 8002662:	5c9b      	ldrb	r3, [r3, r2]
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d107      	bne.n	800267a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	223c      	movs	r2, #60	@ 0x3c
 800266e:	2100      	movs	r1, #0
 8002670:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	0018      	movs	r0, r3
 8002676:	f000 f839 	bl	80026ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	223d      	movs	r2, #61	@ 0x3d
 800267e:	2102      	movs	r1, #2
 8002680:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	3304      	adds	r3, #4
 800268a:	0019      	movs	r1, r3
 800268c:	0010      	movs	r0, r2
 800268e:	f000 fc55 	bl	8002f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2246      	movs	r2, #70	@ 0x46
 8002696:	2101      	movs	r1, #1
 8002698:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	223e      	movs	r2, #62	@ 0x3e
 800269e:	2101      	movs	r1, #1
 80026a0:	5499      	strb	r1, [r3, r2]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	223f      	movs	r2, #63	@ 0x3f
 80026a6:	2101      	movs	r1, #1
 80026a8:	5499      	strb	r1, [r3, r2]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2240      	movs	r2, #64	@ 0x40
 80026ae:	2101      	movs	r1, #1
 80026b0:	5499      	strb	r1, [r3, r2]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2241      	movs	r2, #65	@ 0x41
 80026b6:	2101      	movs	r1, #1
 80026b8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2242      	movs	r2, #66	@ 0x42
 80026be:	2101      	movs	r1, #1
 80026c0:	5499      	strb	r1, [r3, r2]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2243      	movs	r2, #67	@ 0x43
 80026c6:	2101      	movs	r1, #1
 80026c8:	5499      	strb	r1, [r3, r2]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2244      	movs	r2, #68	@ 0x44
 80026ce:	2101      	movs	r1, #1
 80026d0:	5499      	strb	r1, [r3, r2]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2245      	movs	r2, #69	@ 0x45
 80026d6:	2101      	movs	r1, #1
 80026d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	223d      	movs	r2, #61	@ 0x3d
 80026de:	2101      	movs	r1, #1
 80026e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	0018      	movs	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	b002      	add	sp, #8
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80026f4:	46c0      	nop			@ (mov r8, r8)
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b002      	add	sp, #8
 80026fa:	bd80      	pop	{r7, pc}

080026fc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
 8002708:	001a      	movs	r2, r3
 800270a:	1cbb      	adds	r3, r7, #2
 800270c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800270e:	2317      	movs	r3, #23
 8002710:	18fb      	adds	r3, r7, r3
 8002712:	2200      	movs	r2, #0
 8002714:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d108      	bne.n	800272e <HAL_TIM_PWM_Start_DMA+0x32>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	223e      	movs	r2, #62	@ 0x3e
 8002720:	5c9b      	ldrb	r3, [r3, r2]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	3b02      	subs	r3, #2
 8002726:	425a      	negs	r2, r3
 8002728:	4153      	adcs	r3, r2
 800272a:	b2db      	uxtb	r3, r3
 800272c:	e01f      	b.n	800276e <HAL_TIM_PWM_Start_DMA+0x72>
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	2b04      	cmp	r3, #4
 8002732:	d108      	bne.n	8002746 <HAL_TIM_PWM_Start_DMA+0x4a>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	223f      	movs	r2, #63	@ 0x3f
 8002738:	5c9b      	ldrb	r3, [r3, r2]
 800273a:	b2db      	uxtb	r3, r3
 800273c:	3b02      	subs	r3, #2
 800273e:	425a      	negs	r2, r3
 8002740:	4153      	adcs	r3, r2
 8002742:	b2db      	uxtb	r3, r3
 8002744:	e013      	b.n	800276e <HAL_TIM_PWM_Start_DMA+0x72>
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	2b08      	cmp	r3, #8
 800274a:	d108      	bne.n	800275e <HAL_TIM_PWM_Start_DMA+0x62>
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2240      	movs	r2, #64	@ 0x40
 8002750:	5c9b      	ldrb	r3, [r3, r2]
 8002752:	b2db      	uxtb	r3, r3
 8002754:	3b02      	subs	r3, #2
 8002756:	425a      	negs	r2, r3
 8002758:	4153      	adcs	r3, r2
 800275a:	b2db      	uxtb	r3, r3
 800275c:	e007      	b.n	800276e <HAL_TIM_PWM_Start_DMA+0x72>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2241      	movs	r2, #65	@ 0x41
 8002762:	5c9b      	ldrb	r3, [r3, r2]
 8002764:	b2db      	uxtb	r3, r3
 8002766:	3b02      	subs	r3, #2
 8002768:	425a      	negs	r2, r3
 800276a:	4153      	adcs	r3, r2
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8002772:	2302      	movs	r3, #2
 8002774:	e15a      	b.n	8002a2c <HAL_TIM_PWM_Start_DMA+0x330>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d108      	bne.n	800278e <HAL_TIM_PWM_Start_DMA+0x92>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	223e      	movs	r2, #62	@ 0x3e
 8002780:	5c9b      	ldrb	r3, [r3, r2]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	3b01      	subs	r3, #1
 8002786:	425a      	negs	r2, r3
 8002788:	4153      	adcs	r3, r2
 800278a:	b2db      	uxtb	r3, r3
 800278c:	e01f      	b.n	80027ce <HAL_TIM_PWM_Start_DMA+0xd2>
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	2b04      	cmp	r3, #4
 8002792:	d108      	bne.n	80027a6 <HAL_TIM_PWM_Start_DMA+0xaa>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	223f      	movs	r2, #63	@ 0x3f
 8002798:	5c9b      	ldrb	r3, [r3, r2]
 800279a:	b2db      	uxtb	r3, r3
 800279c:	3b01      	subs	r3, #1
 800279e:	425a      	negs	r2, r3
 80027a0:	4153      	adcs	r3, r2
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	e013      	b.n	80027ce <HAL_TIM_PWM_Start_DMA+0xd2>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	2b08      	cmp	r3, #8
 80027aa:	d108      	bne.n	80027be <HAL_TIM_PWM_Start_DMA+0xc2>
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2240      	movs	r2, #64	@ 0x40
 80027b0:	5c9b      	ldrb	r3, [r3, r2]
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	3b01      	subs	r3, #1
 80027b6:	425a      	negs	r2, r3
 80027b8:	4153      	adcs	r3, r2
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	e007      	b.n	80027ce <HAL_TIM_PWM_Start_DMA+0xd2>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2241      	movs	r2, #65	@ 0x41
 80027c2:	5c9b      	ldrb	r3, [r3, r2]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	3b01      	subs	r3, #1
 80027c8:	425a      	negs	r2, r3
 80027ca:	4153      	adcs	r3, r2
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d025      	beq.n	800281e <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <HAL_TIM_PWM_Start_DMA+0xe4>
 80027d8:	1cbb      	adds	r3, r7, #2
 80027da:	881b      	ldrh	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e123      	b.n	8002a2c <HAL_TIM_PWM_Start_DMA+0x330>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d104      	bne.n	80027f4 <HAL_TIM_PWM_Start_DMA+0xf8>
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	223e      	movs	r2, #62	@ 0x3e
 80027ee:	2102      	movs	r1, #2
 80027f0:	5499      	strb	r1, [r3, r2]
 80027f2:	e016      	b.n	8002822 <HAL_TIM_PWM_Start_DMA+0x126>
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	2b04      	cmp	r3, #4
 80027f8:	d104      	bne.n	8002804 <HAL_TIM_PWM_Start_DMA+0x108>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	223f      	movs	r2, #63	@ 0x3f
 80027fe:	2102      	movs	r1, #2
 8002800:	5499      	strb	r1, [r3, r2]
 8002802:	e00e      	b.n	8002822 <HAL_TIM_PWM_Start_DMA+0x126>
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	2b08      	cmp	r3, #8
 8002808:	d104      	bne.n	8002814 <HAL_TIM_PWM_Start_DMA+0x118>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2240      	movs	r2, #64	@ 0x40
 800280e:	2102      	movs	r1, #2
 8002810:	5499      	strb	r1, [r3, r2]
 8002812:	e006      	b.n	8002822 <HAL_TIM_PWM_Start_DMA+0x126>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2241      	movs	r2, #65	@ 0x41
 8002818:	2102      	movs	r1, #2
 800281a:	5499      	strb	r1, [r3, r2]
 800281c:	e001      	b.n	8002822 <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e104      	b.n	8002a2c <HAL_TIM_PWM_Start_DMA+0x330>
  }

  switch (Channel)
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	2b0c      	cmp	r3, #12
 8002826:	d100      	bne.n	800282a <HAL_TIM_PWM_Start_DMA+0x12e>
 8002828:	e080      	b.n	800292c <HAL_TIM_PWM_Start_DMA+0x230>
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	2b0c      	cmp	r3, #12
 800282e:	d900      	bls.n	8002832 <HAL_TIM_PWM_Start_DMA+0x136>
 8002830:	e0a1      	b.n	8002976 <HAL_TIM_PWM_Start_DMA+0x27a>
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2b08      	cmp	r3, #8
 8002836:	d054      	beq.n	80028e2 <HAL_TIM_PWM_Start_DMA+0x1e6>
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	2b08      	cmp	r3, #8
 800283c:	d900      	bls.n	8002840 <HAL_TIM_PWM_Start_DMA+0x144>
 800283e:	e09a      	b.n	8002976 <HAL_TIM_PWM_Start_DMA+0x27a>
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_TIM_PWM_Start_DMA+0x152>
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	2b04      	cmp	r3, #4
 800284a:	d025      	beq.n	8002898 <HAL_TIM_PWM_Start_DMA+0x19c>
 800284c:	e093      	b.n	8002976 <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002852:	4a78      	ldr	r2, [pc, #480]	@ (8002a34 <HAL_TIM_PWM_Start_DMA+0x338>)
 8002854:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285a:	4a77      	ldr	r2, [pc, #476]	@ (8002a38 <HAL_TIM_PWM_Start_DMA+0x33c>)
 800285c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002862:	4a76      	ldr	r2, [pc, #472]	@ (8002a3c <HAL_TIM_PWM_Start_DMA+0x340>)
 8002864:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	3334      	adds	r3, #52	@ 0x34
 8002872:	001a      	movs	r2, r3
 8002874:	1cbb      	adds	r3, r7, #2
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	f7fe fe2a 	bl	80014d0 <HAL_DMA_Start_IT>
 800287c:	1e03      	subs	r3, r0, #0
 800287e:	d001      	beq.n	8002884 <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e0d3      	b.n	8002a2c <HAL_TIM_PWM_Start_DMA+0x330>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68da      	ldr	r2, [r3, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2180      	movs	r1, #128	@ 0x80
 8002890:	0089      	lsls	r1, r1, #2
 8002892:	430a      	orrs	r2, r1
 8002894:	60da      	str	r2, [r3, #12]
      break;
 8002896:	e073      	b.n	8002980 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289c:	4a65      	ldr	r2, [pc, #404]	@ (8002a34 <HAL_TIM_PWM_Start_DMA+0x338>)
 800289e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a4:	4a64      	ldr	r2, [pc, #400]	@ (8002a38 <HAL_TIM_PWM_Start_DMA+0x33c>)
 80028a6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ac:	4a63      	ldr	r2, [pc, #396]	@ (8002a3c <HAL_TIM_PWM_Start_DMA+0x340>)
 80028ae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80028b4:	6879      	ldr	r1, [r7, #4]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	3338      	adds	r3, #56	@ 0x38
 80028bc:	001a      	movs	r2, r3
 80028be:	1cbb      	adds	r3, r7, #2
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	f7fe fe05 	bl	80014d0 <HAL_DMA_Start_IT>
 80028c6:	1e03      	subs	r3, r0, #0
 80028c8:	d001      	beq.n	80028ce <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e0ae      	b.n	8002a2c <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	68da      	ldr	r2, [r3, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2180      	movs	r1, #128	@ 0x80
 80028da:	00c9      	lsls	r1, r1, #3
 80028dc:	430a      	orrs	r2, r1
 80028de:	60da      	str	r2, [r3, #12]
      break;
 80028e0:	e04e      	b.n	8002980 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e6:	4a53      	ldr	r2, [pc, #332]	@ (8002a34 <HAL_TIM_PWM_Start_DMA+0x338>)
 80028e8:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ee:	4a52      	ldr	r2, [pc, #328]	@ (8002a38 <HAL_TIM_PWM_Start_DMA+0x33c>)
 80028f0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f6:	4a51      	ldr	r2, [pc, #324]	@ (8002a3c <HAL_TIM_PWM_Start_DMA+0x340>)
 80028f8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80028fe:	6879      	ldr	r1, [r7, #4]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	333c      	adds	r3, #60	@ 0x3c
 8002906:	001a      	movs	r2, r3
 8002908:	1cbb      	adds	r3, r7, #2
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	f7fe fde0 	bl	80014d0 <HAL_DMA_Start_IT>
 8002910:	1e03      	subs	r3, r0, #0
 8002912:	d001      	beq.n	8002918 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e089      	b.n	8002a2c <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2180      	movs	r1, #128	@ 0x80
 8002924:	0109      	lsls	r1, r1, #4
 8002926:	430a      	orrs	r2, r1
 8002928:	60da      	str	r2, [r3, #12]
      break;
 800292a:	e029      	b.n	8002980 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002930:	4a40      	ldr	r2, [pc, #256]	@ (8002a34 <HAL_TIM_PWM_Start_DMA+0x338>)
 8002932:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002938:	4a3f      	ldr	r2, [pc, #252]	@ (8002a38 <HAL_TIM_PWM_Start_DMA+0x33c>)
 800293a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002940:	4a3e      	ldr	r2, [pc, #248]	@ (8002a3c <HAL_TIM_PWM_Start_DMA+0x340>)
 8002942:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	3340      	adds	r3, #64	@ 0x40
 8002950:	001a      	movs	r2, r3
 8002952:	1cbb      	adds	r3, r7, #2
 8002954:	881b      	ldrh	r3, [r3, #0]
 8002956:	f7fe fdbb 	bl	80014d0 <HAL_DMA_Start_IT>
 800295a:	1e03      	subs	r3, r0, #0
 800295c:	d001      	beq.n	8002962 <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e064      	b.n	8002a2c <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68da      	ldr	r2, [r3, #12]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2180      	movs	r1, #128	@ 0x80
 800296e:	0149      	lsls	r1, r1, #5
 8002970:	430a      	orrs	r2, r1
 8002972:	60da      	str	r2, [r3, #12]
      break;
 8002974:	e004      	b.n	8002980 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 8002976:	2317      	movs	r3, #23
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	2201      	movs	r2, #1
 800297c:	701a      	strb	r2, [r3, #0]
      break;
 800297e:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8002980:	2317      	movs	r3, #23
 8002982:	18fb      	adds	r3, r7, r3
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d14d      	bne.n	8002a26 <HAL_TIM_PWM_Start_DMA+0x32a>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68b9      	ldr	r1, [r7, #8]
 8002990:	2201      	movs	r2, #1
 8002992:	0018      	movs	r0, r3
 8002994:	f000 fdd0 	bl	8003538 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a28      	ldr	r2, [pc, #160]	@ (8002a40 <HAL_TIM_PWM_Start_DMA+0x344>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d009      	beq.n	80029b6 <HAL_TIM_PWM_Start_DMA+0x2ba>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a27      	ldr	r2, [pc, #156]	@ (8002a44 <HAL_TIM_PWM_Start_DMA+0x348>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d004      	beq.n	80029b6 <HAL_TIM_PWM_Start_DMA+0x2ba>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a25      	ldr	r2, [pc, #148]	@ (8002a48 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d101      	bne.n	80029ba <HAL_TIM_PWM_Start_DMA+0x2be>
 80029b6:	2301      	movs	r3, #1
 80029b8:	e000      	b.n	80029bc <HAL_TIM_PWM_Start_DMA+0x2c0>
 80029ba:	2300      	movs	r3, #0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <HAL_TIM_PWM_Start_DMA+0x2d6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2180      	movs	r1, #128	@ 0x80
 80029cc:	0209      	lsls	r1, r1, #8
 80029ce:	430a      	orrs	r2, r1
 80029d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a1a      	ldr	r2, [pc, #104]	@ (8002a40 <HAL_TIM_PWM_Start_DMA+0x344>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d00a      	beq.n	80029f2 <HAL_TIM_PWM_Start_DMA+0x2f6>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	2380      	movs	r3, #128	@ 0x80
 80029e2:	05db      	lsls	r3, r3, #23
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d004      	beq.n	80029f2 <HAL_TIM_PWM_Start_DMA+0x2f6>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a17      	ldr	r2, [pc, #92]	@ (8002a4c <HAL_TIM_PWM_Start_DMA+0x350>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d111      	bne.n	8002a16 <HAL_TIM_PWM_Start_DMA+0x31a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	2207      	movs	r2, #7
 80029fa:	4013      	ands	r3, r2
 80029fc:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	2b06      	cmp	r3, #6
 8002a02:	d010      	beq.n	8002a26 <HAL_TIM_PWM_Start_DMA+0x32a>
      {
        __HAL_TIM_ENABLE(htim);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2101      	movs	r1, #1
 8002a10:	430a      	orrs	r2, r1
 8002a12:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a14:	e007      	b.n	8002a26 <HAL_TIM_PWM_Start_DMA+0x32a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2101      	movs	r1, #1
 8002a22:	430a      	orrs	r2, r1
 8002a24:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002a26:	2317      	movs	r3, #23
 8002a28:	18fb      	adds	r3, r7, r3
 8002a2a:	781b      	ldrb	r3, [r3, #0]
}
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	b006      	add	sp, #24
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	08002e29 	.word	0x08002e29
 8002a38:	08002ed3 	.word	0x08002ed3
 8002a3c:	08002d95 	.word	0x08002d95
 8002a40:	40012c00 	.word	0x40012c00
 8002a44:	40014400 	.word	0x40014400
 8002a48:	40014800 	.word	0x40014800
 8002a4c:	40000400 	.word	0x40000400

08002a50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a5c:	2317      	movs	r3, #23
 8002a5e:	18fb      	adds	r3, r7, r3
 8002a60:	2200      	movs	r2, #0
 8002a62:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	223c      	movs	r2, #60	@ 0x3c
 8002a68:	5c9b      	ldrb	r3, [r3, r2]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d101      	bne.n	8002a72 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	e0ad      	b.n	8002bce <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	223c      	movs	r2, #60	@ 0x3c
 8002a76:	2101      	movs	r1, #1
 8002a78:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b0c      	cmp	r3, #12
 8002a7e:	d100      	bne.n	8002a82 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002a80:	e076      	b.n	8002b70 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b0c      	cmp	r3, #12
 8002a86:	d900      	bls.n	8002a8a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002a88:	e095      	b.n	8002bb6 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d04e      	beq.n	8002b2e <HAL_TIM_PWM_ConfigChannel+0xde>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d900      	bls.n	8002a98 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002a96:	e08e      	b.n	8002bb6 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_TIM_PWM_ConfigChannel+0x56>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d021      	beq.n	8002ae8 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002aa4:	e087      	b.n	8002bb6 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	0011      	movs	r1, r2
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f000 fac8 	bl	8003044 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	699a      	ldr	r2, [r3, #24]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2108      	movs	r1, #8
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	699a      	ldr	r2, [r3, #24]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2104      	movs	r1, #4
 8002ad0:	438a      	bics	r2, r1
 8002ad2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6999      	ldr	r1, [r3, #24]
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	691a      	ldr	r2, [r3, #16]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	619a      	str	r2, [r3, #24]
      break;
 8002ae6:	e06b      	b.n	8002bc0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	0011      	movs	r1, r2
 8002af0:	0018      	movs	r0, r3
 8002af2:	f000 fb25 	bl	8003140 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	699a      	ldr	r2, [r3, #24]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2180      	movs	r1, #128	@ 0x80
 8002b02:	0109      	lsls	r1, r1, #4
 8002b04:	430a      	orrs	r2, r1
 8002b06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	699a      	ldr	r2, [r3, #24]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4931      	ldr	r1, [pc, #196]	@ (8002bd8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002b14:	400a      	ands	r2, r1
 8002b16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6999      	ldr	r1, [r3, #24]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	021a      	lsls	r2, r3, #8
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	619a      	str	r2, [r3, #24]
      break;
 8002b2c:	e048      	b.n	8002bc0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	0011      	movs	r1, r2
 8002b36:	0018      	movs	r0, r3
 8002b38:	f000 fb80 	bl	800323c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	69da      	ldr	r2, [r3, #28]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2108      	movs	r1, #8
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	69da      	ldr	r2, [r3, #28]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2104      	movs	r1, #4
 8002b58:	438a      	bics	r2, r1
 8002b5a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	69d9      	ldr	r1, [r3, #28]
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	691a      	ldr	r2, [r3, #16]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	61da      	str	r2, [r3, #28]
      break;
 8002b6e:	e027      	b.n	8002bc0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68ba      	ldr	r2, [r7, #8]
 8002b76:	0011      	movs	r1, r2
 8002b78:	0018      	movs	r0, r3
 8002b7a:	f000 fbdf 	bl	800333c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	69da      	ldr	r2, [r3, #28]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2180      	movs	r1, #128	@ 0x80
 8002b8a:	0109      	lsls	r1, r1, #4
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	69da      	ldr	r2, [r3, #28]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	490f      	ldr	r1, [pc, #60]	@ (8002bd8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002b9c:	400a      	ands	r2, r1
 8002b9e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	69d9      	ldr	r1, [r3, #28]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	021a      	lsls	r2, r3, #8
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	61da      	str	r2, [r3, #28]
      break;
 8002bb4:	e004      	b.n	8002bc0 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002bb6:	2317      	movs	r3, #23
 8002bb8:	18fb      	adds	r3, r7, r3
 8002bba:	2201      	movs	r2, #1
 8002bbc:	701a      	strb	r2, [r3, #0]
      break;
 8002bbe:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	223c      	movs	r2, #60	@ 0x3c
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	5499      	strb	r1, [r3, r2]

  return status;
 8002bc8:	2317      	movs	r3, #23
 8002bca:	18fb      	adds	r3, r7, r3
 8002bcc:	781b      	ldrb	r3, [r3, #0]
}
 8002bce:	0018      	movs	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	b006      	add	sp, #24
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	fffffbff 	.word	0xfffffbff

08002bdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002be6:	230f      	movs	r3, #15
 8002be8:	18fb      	adds	r3, r7, r3
 8002bea:	2200      	movs	r2, #0
 8002bec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	223c      	movs	r2, #60	@ 0x3c
 8002bf2:	5c9b      	ldrb	r3, [r3, r2]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d101      	bne.n	8002bfc <HAL_TIM_ConfigClockSource+0x20>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e0bc      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x19a>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	223c      	movs	r2, #60	@ 0x3c
 8002c00:	2101      	movs	r1, #1
 8002c02:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	223d      	movs	r2, #61	@ 0x3d
 8002c08:	2102      	movs	r1, #2
 8002c0a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	2277      	movs	r2, #119	@ 0x77
 8002c18:	4393      	bics	r3, r2
 8002c1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	4a58      	ldr	r2, [pc, #352]	@ (8002d80 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002c20:	4013      	ands	r3, r2
 8002c22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2280      	movs	r2, #128	@ 0x80
 8002c32:	0192      	lsls	r2, r2, #6
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d040      	beq.n	8002cba <HAL_TIM_ConfigClockSource+0xde>
 8002c38:	2280      	movs	r2, #128	@ 0x80
 8002c3a:	0192      	lsls	r2, r2, #6
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d900      	bls.n	8002c42 <HAL_TIM_ConfigClockSource+0x66>
 8002c40:	e088      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
 8002c42:	2280      	movs	r2, #128	@ 0x80
 8002c44:	0152      	lsls	r2, r2, #5
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d100      	bne.n	8002c4c <HAL_TIM_ConfigClockSource+0x70>
 8002c4a:	e088      	b.n	8002d5e <HAL_TIM_ConfigClockSource+0x182>
 8002c4c:	2280      	movs	r2, #128	@ 0x80
 8002c4e:	0152      	lsls	r2, r2, #5
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d900      	bls.n	8002c56 <HAL_TIM_ConfigClockSource+0x7a>
 8002c54:	e07e      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
 8002c56:	2b70      	cmp	r3, #112	@ 0x70
 8002c58:	d018      	beq.n	8002c8c <HAL_TIM_ConfigClockSource+0xb0>
 8002c5a:	d900      	bls.n	8002c5e <HAL_TIM_ConfigClockSource+0x82>
 8002c5c:	e07a      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
 8002c5e:	2b60      	cmp	r3, #96	@ 0x60
 8002c60:	d04f      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x126>
 8002c62:	d900      	bls.n	8002c66 <HAL_TIM_ConfigClockSource+0x8a>
 8002c64:	e076      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
 8002c66:	2b50      	cmp	r3, #80	@ 0x50
 8002c68:	d03b      	beq.n	8002ce2 <HAL_TIM_ConfigClockSource+0x106>
 8002c6a:	d900      	bls.n	8002c6e <HAL_TIM_ConfigClockSource+0x92>
 8002c6c:	e072      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
 8002c6e:	2b40      	cmp	r3, #64	@ 0x40
 8002c70:	d057      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0x146>
 8002c72:	d900      	bls.n	8002c76 <HAL_TIM_ConfigClockSource+0x9a>
 8002c74:	e06e      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
 8002c76:	2b30      	cmp	r3, #48	@ 0x30
 8002c78:	d063      	beq.n	8002d42 <HAL_TIM_ConfigClockSource+0x166>
 8002c7a:	d86b      	bhi.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
 8002c7c:	2b20      	cmp	r3, #32
 8002c7e:	d060      	beq.n	8002d42 <HAL_TIM_ConfigClockSource+0x166>
 8002c80:	d868      	bhi.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d05d      	beq.n	8002d42 <HAL_TIM_ConfigClockSource+0x166>
 8002c86:	2b10      	cmp	r3, #16
 8002c88:	d05b      	beq.n	8002d42 <HAL_TIM_ConfigClockSource+0x166>
 8002c8a:	e063      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c9c:	f000 fc2c 	bl	80034f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	2277      	movs	r2, #119	@ 0x77
 8002cac:	4313      	orrs	r3, r2
 8002cae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68ba      	ldr	r2, [r7, #8]
 8002cb6:	609a      	str	r2, [r3, #8]
      break;
 8002cb8:	e052      	b.n	8002d60 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002cca:	f000 fc15 	bl	80034f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2180      	movs	r1, #128	@ 0x80
 8002cda:	01c9      	lsls	r1, r1, #7
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	609a      	str	r2, [r3, #8]
      break;
 8002ce0:	e03e      	b.n	8002d60 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cee:	001a      	movs	r2, r3
 8002cf0:	f000 fb88 	bl	8003404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2150      	movs	r1, #80	@ 0x50
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f000 fbe2 	bl	80034c4 <TIM_ITRx_SetConfig>
      break;
 8002d00:	e02e      	b.n	8002d60 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d0e:	001a      	movs	r2, r3
 8002d10:	f000 fba6 	bl	8003460 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2160      	movs	r1, #96	@ 0x60
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f000 fbd2 	bl	80034c4 <TIM_ITRx_SetConfig>
      break;
 8002d20:	e01e      	b.n	8002d60 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d2e:	001a      	movs	r2, r3
 8002d30:	f000 fb68 	bl	8003404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2140      	movs	r1, #64	@ 0x40
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f000 fbc2 	bl	80034c4 <TIM_ITRx_SetConfig>
      break;
 8002d40:	e00e      	b.n	8002d60 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	0019      	movs	r1, r3
 8002d4c:	0010      	movs	r0, r2
 8002d4e:	f000 fbb9 	bl	80034c4 <TIM_ITRx_SetConfig>
      break;
 8002d52:	e005      	b.n	8002d60 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002d54:	230f      	movs	r3, #15
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
      break;
 8002d5c:	e000      	b.n	8002d60 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002d5e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	223d      	movs	r2, #61	@ 0x3d
 8002d64:	2101      	movs	r1, #1
 8002d66:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	223c      	movs	r2, #60	@ 0x3c
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	5499      	strb	r1, [r3, r2]

  return status;
 8002d70:	230f      	movs	r3, #15
 8002d72:	18fb      	adds	r3, r7, r3
 8002d74:	781b      	ldrb	r3, [r3, #0]
}
 8002d76:	0018      	movs	r0, r3
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	b004      	add	sp, #16
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	46c0      	nop			@ (mov r8, r8)
 8002d80:	ffff00ff 	.word	0xffff00ff

08002d84 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002d8c:	46c0      	nop			@ (mov r8, r8)
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	b002      	add	sp, #8
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d107      	bne.n	8002dbc <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2201      	movs	r2, #1
 8002db0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	223e      	movs	r2, #62	@ 0x3e
 8002db6:	2101      	movs	r1, #1
 8002db8:	5499      	strb	r1, [r3, r2]
 8002dba:	e02a      	b.n	8002e12 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d107      	bne.n	8002dd6 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2202      	movs	r2, #2
 8002dca:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	223f      	movs	r2, #63	@ 0x3f
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	5499      	strb	r1, [r3, r2]
 8002dd4:	e01d      	b.n	8002e12 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d107      	bne.n	8002df0 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2204      	movs	r2, #4
 8002de4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2240      	movs	r2, #64	@ 0x40
 8002dea:	2101      	movs	r1, #1
 8002dec:	5499      	strb	r1, [r3, r2]
 8002dee:	e010      	b.n	8002e12 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d107      	bne.n	8002e0a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2208      	movs	r2, #8
 8002dfe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2241      	movs	r2, #65	@ 0x41
 8002e04:	2101      	movs	r1, #1
 8002e06:	5499      	strb	r1, [r3, r2]
 8002e08:	e003      	b.n	8002e12 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	223d      	movs	r2, #61	@ 0x3d
 8002e0e:	2101      	movs	r1, #1
 8002e10:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	0018      	movs	r0, r3
 8002e16:	f7ff ffb5 	bl	8002d84 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	771a      	strb	r2, [r3, #28]
}
 8002e20:	46c0      	nop			@ (mov r8, r8)
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b004      	add	sp, #16
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e34:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d10b      	bne.n	8002e58 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2201      	movs	r2, #1
 8002e44:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d136      	bne.n	8002ebc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	223e      	movs	r2, #62	@ 0x3e
 8002e52:	2101      	movs	r1, #1
 8002e54:	5499      	strb	r1, [r3, r2]
 8002e56:	e031      	b.n	8002ebc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d10b      	bne.n	8002e7a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2202      	movs	r2, #2
 8002e66:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d125      	bne.n	8002ebc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	223f      	movs	r2, #63	@ 0x3f
 8002e74:	2101      	movs	r1, #1
 8002e76:	5499      	strb	r1, [r3, r2]
 8002e78:	e020      	b.n	8002ebc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d10b      	bne.n	8002e9c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2204      	movs	r2, #4
 8002e88:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d114      	bne.n	8002ebc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2240      	movs	r2, #64	@ 0x40
 8002e96:	2101      	movs	r1, #1
 8002e98:	5499      	strb	r1, [r3, r2]
 8002e9a:	e00f      	b.n	8002ebc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d10a      	bne.n	8002ebc <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2208      	movs	r2, #8
 8002eaa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d103      	bne.n	8002ebc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2241      	movs	r2, #65	@ 0x41
 8002eb8:	2101      	movs	r1, #1
 8002eba:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f7fd fab2 	bl	8000428 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	771a      	strb	r2, [r3, #28]
}
 8002eca:	46c0      	nop			@ (mov r8, r8)
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b004      	add	sp, #16
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b084      	sub	sp, #16
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ede:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d103      	bne.n	8002ef2 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2201      	movs	r2, #1
 8002eee:	771a      	strb	r2, [r3, #28]
 8002ef0:	e019      	b.n	8002f26 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d103      	bne.n	8002f04 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2202      	movs	r2, #2
 8002f00:	771a      	strb	r2, [r3, #28]
 8002f02:	e010      	b.n	8002f26 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d103      	bne.n	8002f16 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2204      	movs	r2, #4
 8002f12:	771a      	strb	r2, [r3, #28]
 8002f14:	e007      	b.n	8002f26 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d102      	bne.n	8002f26 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2208      	movs	r2, #8
 8002f24:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	0018      	movs	r0, r3
 8002f2a:	f7fd fa63 	bl	80003f4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	771a      	strb	r2, [r3, #28]
}
 8002f34:	46c0      	nop			@ (mov r8, r8)
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b004      	add	sp, #16
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a37      	ldr	r2, [pc, #220]	@ (800302c <TIM_Base_SetConfig+0xf0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d008      	beq.n	8002f66 <TIM_Base_SetConfig+0x2a>
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	2380      	movs	r3, #128	@ 0x80
 8002f58:	05db      	lsls	r3, r3, #23
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d003      	beq.n	8002f66 <TIM_Base_SetConfig+0x2a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a33      	ldr	r2, [pc, #204]	@ (8003030 <TIM_Base_SetConfig+0xf4>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d108      	bne.n	8002f78 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2270      	movs	r2, #112	@ 0x70
 8002f6a:	4393      	bics	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a2c      	ldr	r2, [pc, #176]	@ (800302c <TIM_Base_SetConfig+0xf0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d014      	beq.n	8002faa <TIM_Base_SetConfig+0x6e>
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	2380      	movs	r3, #128	@ 0x80
 8002f84:	05db      	lsls	r3, r3, #23
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d00f      	beq.n	8002faa <TIM_Base_SetConfig+0x6e>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a28      	ldr	r2, [pc, #160]	@ (8003030 <TIM_Base_SetConfig+0xf4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d00b      	beq.n	8002faa <TIM_Base_SetConfig+0x6e>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a27      	ldr	r2, [pc, #156]	@ (8003034 <TIM_Base_SetConfig+0xf8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d007      	beq.n	8002faa <TIM_Base_SetConfig+0x6e>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a26      	ldr	r2, [pc, #152]	@ (8003038 <TIM_Base_SetConfig+0xfc>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d003      	beq.n	8002faa <TIM_Base_SetConfig+0x6e>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a25      	ldr	r2, [pc, #148]	@ (800303c <TIM_Base_SetConfig+0x100>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d108      	bne.n	8002fbc <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	4a24      	ldr	r2, [pc, #144]	@ (8003040 <TIM_Base_SetConfig+0x104>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2280      	movs	r2, #128	@ 0x80
 8002fc0:	4393      	bics	r3, r2
 8002fc2:	001a      	movs	r2, r3
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a11      	ldr	r2, [pc, #68]	@ (800302c <TIM_Base_SetConfig+0xf0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d007      	beq.n	8002ffa <TIM_Base_SetConfig+0xbe>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a12      	ldr	r2, [pc, #72]	@ (8003038 <TIM_Base_SetConfig+0xfc>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d003      	beq.n	8002ffa <TIM_Base_SetConfig+0xbe>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a11      	ldr	r2, [pc, #68]	@ (800303c <TIM_Base_SetConfig+0x100>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d103      	bne.n	8003002 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	691a      	ldr	r2, [r3, #16]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	2201      	movs	r2, #1
 800300e:	4013      	ands	r3, r2
 8003010:	2b01      	cmp	r3, #1
 8003012:	d106      	bne.n	8003022 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	2201      	movs	r2, #1
 800301a:	4393      	bics	r3, r2
 800301c:	001a      	movs	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	611a      	str	r2, [r3, #16]
  }
}
 8003022:	46c0      	nop			@ (mov r8, r8)
 8003024:	46bd      	mov	sp, r7
 8003026:	b004      	add	sp, #16
 8003028:	bd80      	pop	{r7, pc}
 800302a:	46c0      	nop			@ (mov r8, r8)
 800302c:	40012c00 	.word	0x40012c00
 8003030:	40000400 	.word	0x40000400
 8003034:	40002000 	.word	0x40002000
 8003038:	40014400 	.word	0x40014400
 800303c:	40014800 	.word	0x40014800
 8003040:	fffffcff 	.word	0xfffffcff

08003044 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a1b      	ldr	r3, [r3, #32]
 8003052:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	2201      	movs	r2, #1
 800305a:	4393      	bics	r3, r2
 800305c:	001a      	movs	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2270      	movs	r2, #112	@ 0x70
 8003072:	4393      	bics	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2203      	movs	r2, #3
 800307a:	4393      	bics	r3, r2
 800307c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	4313      	orrs	r3, r2
 8003086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	2202      	movs	r2, #2
 800308c:	4393      	bics	r3, r2
 800308e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	4313      	orrs	r3, r2
 8003098:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a23      	ldr	r2, [pc, #140]	@ (800312c <TIM_OC1_SetConfig+0xe8>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d007      	beq.n	80030b2 <TIM_OC1_SetConfig+0x6e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a22      	ldr	r2, [pc, #136]	@ (8003130 <TIM_OC1_SetConfig+0xec>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d003      	beq.n	80030b2 <TIM_OC1_SetConfig+0x6e>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a21      	ldr	r2, [pc, #132]	@ (8003134 <TIM_OC1_SetConfig+0xf0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d10c      	bne.n	80030cc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	2208      	movs	r2, #8
 80030b6:	4393      	bics	r3, r2
 80030b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2204      	movs	r2, #4
 80030c8:	4393      	bics	r3, r2
 80030ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a17      	ldr	r2, [pc, #92]	@ (800312c <TIM_OC1_SetConfig+0xe8>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d007      	beq.n	80030e4 <TIM_OC1_SetConfig+0xa0>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a16      	ldr	r2, [pc, #88]	@ (8003130 <TIM_OC1_SetConfig+0xec>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d003      	beq.n	80030e4 <TIM_OC1_SetConfig+0xa0>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a15      	ldr	r2, [pc, #84]	@ (8003134 <TIM_OC1_SetConfig+0xf0>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d111      	bne.n	8003108 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	4a14      	ldr	r2, [pc, #80]	@ (8003138 <TIM_OC1_SetConfig+0xf4>)
 80030e8:	4013      	ands	r3, r2
 80030ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	4a13      	ldr	r2, [pc, #76]	@ (800313c <TIM_OC1_SetConfig+0xf8>)
 80030f0:	4013      	ands	r3, r2
 80030f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	4313      	orrs	r3, r2
 8003106:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	693a      	ldr	r2, [r7, #16]
 800310c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	621a      	str	r2, [r3, #32]
}
 8003122:	46c0      	nop			@ (mov r8, r8)
 8003124:	46bd      	mov	sp, r7
 8003126:	b006      	add	sp, #24
 8003128:	bd80      	pop	{r7, pc}
 800312a:	46c0      	nop			@ (mov r8, r8)
 800312c:	40012c00 	.word	0x40012c00
 8003130:	40014400 	.word	0x40014400
 8003134:	40014800 	.word	0x40014800
 8003138:	fffffeff 	.word	0xfffffeff
 800313c:	fffffdff 	.word	0xfffffdff

08003140 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a1b      	ldr	r3, [r3, #32]
 800314e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	2210      	movs	r2, #16
 8003156:	4393      	bics	r3, r2
 8003158:	001a      	movs	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	4a2c      	ldr	r2, [pc, #176]	@ (8003220 <TIM_OC2_SetConfig+0xe0>)
 800316e:	4013      	ands	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	4a2b      	ldr	r2, [pc, #172]	@ (8003224 <TIM_OC2_SetConfig+0xe4>)
 8003176:	4013      	ands	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	021b      	lsls	r3, r3, #8
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	2220      	movs	r2, #32
 800318a:	4393      	bics	r3, r2
 800318c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	011b      	lsls	r3, r3, #4
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	4313      	orrs	r3, r2
 8003198:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a22      	ldr	r2, [pc, #136]	@ (8003228 <TIM_OC2_SetConfig+0xe8>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d10d      	bne.n	80031be <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2280      	movs	r2, #128	@ 0x80
 80031a6:	4393      	bics	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	011b      	lsls	r3, r3, #4
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	2240      	movs	r2, #64	@ 0x40
 80031ba:	4393      	bics	r3, r2
 80031bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a19      	ldr	r2, [pc, #100]	@ (8003228 <TIM_OC2_SetConfig+0xe8>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d007      	beq.n	80031d6 <TIM_OC2_SetConfig+0x96>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a18      	ldr	r2, [pc, #96]	@ (800322c <TIM_OC2_SetConfig+0xec>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d003      	beq.n	80031d6 <TIM_OC2_SetConfig+0x96>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a17      	ldr	r2, [pc, #92]	@ (8003230 <TIM_OC2_SetConfig+0xf0>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d113      	bne.n	80031fe <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	4a16      	ldr	r2, [pc, #88]	@ (8003234 <TIM_OC2_SetConfig+0xf4>)
 80031da:	4013      	ands	r3, r2
 80031dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4a15      	ldr	r2, [pc, #84]	@ (8003238 <TIM_OC2_SetConfig+0xf8>)
 80031e2:	4013      	ands	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	621a      	str	r2, [r3, #32]
}
 8003218:	46c0      	nop			@ (mov r8, r8)
 800321a:	46bd      	mov	sp, r7
 800321c:	b006      	add	sp, #24
 800321e:	bd80      	pop	{r7, pc}
 8003220:	ffff8fff 	.word	0xffff8fff
 8003224:	fffffcff 	.word	0xfffffcff
 8003228:	40012c00 	.word	0x40012c00
 800322c:	40014400 	.word	0x40014400
 8003230:	40014800 	.word	0x40014800
 8003234:	fffffbff 	.word	0xfffffbff
 8003238:	fffff7ff 	.word	0xfffff7ff

0800323c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	4a31      	ldr	r2, [pc, #196]	@ (8003318 <TIM_OC3_SetConfig+0xdc>)
 8003252:	401a      	ands	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2270      	movs	r2, #112	@ 0x70
 8003268:	4393      	bics	r3, r2
 800326a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2203      	movs	r2, #3
 8003270:	4393      	bics	r3, r2
 8003272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	4a26      	ldr	r2, [pc, #152]	@ (800331c <TIM_OC3_SetConfig+0xe0>)
 8003282:	4013      	ands	r3, r2
 8003284:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	021b      	lsls	r3, r3, #8
 800328c:	697a      	ldr	r2, [r7, #20]
 800328e:	4313      	orrs	r3, r2
 8003290:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a22      	ldr	r2, [pc, #136]	@ (8003320 <TIM_OC3_SetConfig+0xe4>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d10d      	bne.n	80032b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	4a21      	ldr	r2, [pc, #132]	@ (8003324 <TIM_OC3_SetConfig+0xe8>)
 800329e:	4013      	ands	r3, r2
 80032a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	021b      	lsls	r3, r3, #8
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003328 <TIM_OC3_SetConfig+0xec>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a19      	ldr	r2, [pc, #100]	@ (8003320 <TIM_OC3_SetConfig+0xe4>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d007      	beq.n	80032ce <TIM_OC3_SetConfig+0x92>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a1a      	ldr	r2, [pc, #104]	@ (800332c <TIM_OC3_SetConfig+0xf0>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d003      	beq.n	80032ce <TIM_OC3_SetConfig+0x92>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a19      	ldr	r2, [pc, #100]	@ (8003330 <TIM_OC3_SetConfig+0xf4>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d113      	bne.n	80032f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	4a18      	ldr	r2, [pc, #96]	@ (8003334 <TIM_OC3_SetConfig+0xf8>)
 80032d2:	4013      	ands	r3, r2
 80032d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	4a17      	ldr	r2, [pc, #92]	@ (8003338 <TIM_OC3_SetConfig+0xfc>)
 80032da:	4013      	ands	r3, r2
 80032dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	621a      	str	r2, [r3, #32]
}
 8003310:	46c0      	nop			@ (mov r8, r8)
 8003312:	46bd      	mov	sp, r7
 8003314:	b006      	add	sp, #24
 8003316:	bd80      	pop	{r7, pc}
 8003318:	fffffeff 	.word	0xfffffeff
 800331c:	fffffdff 	.word	0xfffffdff
 8003320:	40012c00 	.word	0x40012c00
 8003324:	fffff7ff 	.word	0xfffff7ff
 8003328:	fffffbff 	.word	0xfffffbff
 800332c:	40014400 	.word	0x40014400
 8003330:	40014800 	.word	0x40014800
 8003334:	ffffefff 	.word	0xffffefff
 8003338:	ffffdfff 	.word	0xffffdfff

0800333c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a1b      	ldr	r3, [r3, #32]
 8003350:	4a24      	ldr	r2, [pc, #144]	@ (80033e4 <TIM_OC4_SetConfig+0xa8>)
 8003352:	401a      	ands	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4a20      	ldr	r2, [pc, #128]	@ (80033e8 <TIM_OC4_SetConfig+0xac>)
 8003368:	4013      	ands	r3, r2
 800336a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	4a1f      	ldr	r2, [pc, #124]	@ (80033ec <TIM_OC4_SetConfig+0xb0>)
 8003370:	4013      	ands	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	021b      	lsls	r3, r3, #8
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	4313      	orrs	r3, r2
 800337e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	4a1b      	ldr	r2, [pc, #108]	@ (80033f0 <TIM_OC4_SetConfig+0xb4>)
 8003384:	4013      	ands	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	031b      	lsls	r3, r3, #12
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a17      	ldr	r2, [pc, #92]	@ (80033f4 <TIM_OC4_SetConfig+0xb8>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d007      	beq.n	80033ac <TIM_OC4_SetConfig+0x70>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a16      	ldr	r2, [pc, #88]	@ (80033f8 <TIM_OC4_SetConfig+0xbc>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d003      	beq.n	80033ac <TIM_OC4_SetConfig+0x70>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a15      	ldr	r2, [pc, #84]	@ (80033fc <TIM_OC4_SetConfig+0xc0>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d109      	bne.n	80033c0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	4a14      	ldr	r2, [pc, #80]	@ (8003400 <TIM_OC4_SetConfig+0xc4>)
 80033b0:	4013      	ands	r3, r2
 80033b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	019b      	lsls	r3, r3, #6
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	4313      	orrs	r3, r2
 80033be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685a      	ldr	r2, [r3, #4]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	621a      	str	r2, [r3, #32]
}
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	46bd      	mov	sp, r7
 80033de:	b006      	add	sp, #24
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	ffffefff 	.word	0xffffefff
 80033e8:	ffff8fff 	.word	0xffff8fff
 80033ec:	fffffcff 	.word	0xfffffcff
 80033f0:	ffffdfff 	.word	0xffffdfff
 80033f4:	40012c00 	.word	0x40012c00
 80033f8:	40014400 	.word	0x40014400
 80033fc:	40014800 	.word	0x40014800
 8003400:	ffffbfff 	.word	0xffffbfff

08003404 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	2201      	movs	r2, #1
 800341c:	4393      	bics	r3, r2
 800341e:	001a      	movs	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	22f0      	movs	r2, #240	@ 0xf0
 800342e:	4393      	bics	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4313      	orrs	r3, r2
 800343a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	220a      	movs	r2, #10
 8003440:	4393      	bics	r3, r2
 8003442:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	4313      	orrs	r3, r2
 800344a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	621a      	str	r2, [r3, #32]
}
 8003458:	46c0      	nop			@ (mov r8, r8)
 800345a:	46bd      	mov	sp, r7
 800345c:	b006      	add	sp, #24
 800345e:	bd80      	pop	{r7, pc}

08003460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	2210      	movs	r2, #16
 8003478:	4393      	bics	r3, r2
 800347a:	001a      	movs	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	4a0d      	ldr	r2, [pc, #52]	@ (80034c0 <TIM_TI2_ConfigInputStage+0x60>)
 800348a:	4013      	ands	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	031b      	lsls	r3, r3, #12
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4313      	orrs	r3, r2
 8003496:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	22a0      	movs	r2, #160	@ 0xa0
 800349c:	4393      	bics	r3, r2
 800349e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	697a      	ldr	r2, [r7, #20]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	621a      	str	r2, [r3, #32]
}
 80034b6:	46c0      	nop			@ (mov r8, r8)
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b006      	add	sp, #24
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	46c0      	nop			@ (mov r8, r8)
 80034c0:	ffff0fff 	.word	0xffff0fff

080034c4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2270      	movs	r2, #112	@ 0x70
 80034d8:	4393      	bics	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034dc:	683a      	ldr	r2, [r7, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	2207      	movs	r2, #7
 80034e4:	4313      	orrs	r3, r2
 80034e6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	609a      	str	r2, [r3, #8]
}
 80034ee:	46c0      	nop			@ (mov r8, r8)
 80034f0:	46bd      	mov	sp, r7
 80034f2:	b004      	add	sp, #16
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
 8003504:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	4a09      	ldr	r2, [pc, #36]	@ (8003534 <TIM_ETR_SetConfig+0x3c>)
 8003510:	4013      	ands	r3, r2
 8003512:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	021a      	lsls	r2, r3, #8
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	431a      	orrs	r2, r3
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	4313      	orrs	r3, r2
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	4313      	orrs	r3, r2
 8003524:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	609a      	str	r2, [r3, #8]
}
 800352c:	46c0      	nop			@ (mov r8, r8)
 800352e:	46bd      	mov	sp, r7
 8003530:	b006      	add	sp, #24
 8003532:	bd80      	pop	{r7, pc}
 8003534:	ffff00ff 	.word	0xffff00ff

08003538 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	221f      	movs	r2, #31
 8003548:	4013      	ands	r3, r2
 800354a:	2201      	movs	r2, #1
 800354c:	409a      	lsls	r2, r3
 800354e:	0013      	movs	r3, r2
 8003550:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	43d2      	mvns	r2, r2
 800355a:	401a      	ands	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a1a      	ldr	r2, [r3, #32]
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	211f      	movs	r1, #31
 8003568:	400b      	ands	r3, r1
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	4099      	lsls	r1, r3
 800356e:	000b      	movs	r3, r1
 8003570:	431a      	orrs	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	621a      	str	r2, [r3, #32]
}
 8003576:	46c0      	nop			@ (mov r8, r8)
 8003578:	46bd      	mov	sp, r7
 800357a:	b006      	add	sp, #24
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	223c      	movs	r2, #60	@ 0x3c
 800358e:	5c9b      	ldrb	r3, [r3, r2]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003594:	2302      	movs	r3, #2
 8003596:	e042      	b.n	800361e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	223c      	movs	r2, #60	@ 0x3c
 800359c:	2101      	movs	r1, #1
 800359e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	223d      	movs	r2, #61	@ 0x3d
 80035a4:	2102      	movs	r1, #2
 80035a6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2270      	movs	r2, #112	@ 0x70
 80035bc:	4393      	bics	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a14      	ldr	r2, [pc, #80]	@ (8003628 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d00a      	beq.n	80035f2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	2380      	movs	r3, #128	@ 0x80
 80035e2:	05db      	lsls	r3, r3, #23
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d004      	beq.n	80035f2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a0f      	ldr	r2, [pc, #60]	@ (800362c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d10c      	bne.n	800360c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2280      	movs	r2, #128	@ 0x80
 80035f6:	4393      	bics	r3, r2
 80035f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	68ba      	ldr	r2, [r7, #8]
 8003600:	4313      	orrs	r3, r2
 8003602:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	223d      	movs	r2, #61	@ 0x3d
 8003610:	2101      	movs	r1, #1
 8003612:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	223c      	movs	r2, #60	@ 0x3c
 8003618:	2100      	movs	r1, #0
 800361a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	0018      	movs	r0, r3
 8003620:	46bd      	mov	sp, r7
 8003622:	b004      	add	sp, #16
 8003624:	bd80      	pop	{r7, pc}
 8003626:	46c0      	nop			@ (mov r8, r8)
 8003628:	40012c00 	.word	0x40012c00
 800362c:	40000400 	.word	0x40000400

08003630 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e044      	b.n	80036cc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003646:	2b00      	cmp	r3, #0
 8003648:	d107      	bne.n	800365a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2278      	movs	r2, #120	@ 0x78
 800364e:	2100      	movs	r1, #0
 8003650:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	0018      	movs	r0, r3
 8003656:	f7fd fa63 	bl	8000b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2224      	movs	r2, #36	@ 0x24
 800365e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2101      	movs	r1, #1
 800366c:	438a      	bics	r2, r1
 800366e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	0018      	movs	r0, r3
 800367c:	f000 f954 	bl	8003928 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	0018      	movs	r0, r3
 8003684:	f000 f828 	bl	80036d8 <UART_SetConfig>
 8003688:	0003      	movs	r3, r0
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e01c      	b.n	80036cc <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	490d      	ldr	r1, [pc, #52]	@ (80036d4 <HAL_UART_Init+0xa4>)
 800369e:	400a      	ands	r2, r1
 80036a0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	212a      	movs	r1, #42	@ 0x2a
 80036ae:	438a      	bics	r2, r1
 80036b0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2101      	movs	r1, #1
 80036be:	430a      	orrs	r2, r1
 80036c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	0018      	movs	r0, r3
 80036c6:	f000 f9e3 	bl	8003a90 <UART_CheckIdleState>
 80036ca:	0003      	movs	r3, r0
}
 80036cc:	0018      	movs	r0, r3
 80036ce:	46bd      	mov	sp, r7
 80036d0:	b002      	add	sp, #8
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	ffffb7ff 	.word	0xffffb7ff

080036d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80036e0:	231e      	movs	r3, #30
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	2200      	movs	r2, #0
 80036e6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	431a      	orrs	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	431a      	orrs	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a83      	ldr	r2, [pc, #524]	@ (8003914 <UART_SetConfig+0x23c>)
 8003708:	4013      	ands	r3, r2
 800370a:	0019      	movs	r1, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	430a      	orrs	r2, r1
 8003714:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	4a7e      	ldr	r2, [pc, #504]	@ (8003918 <UART_SetConfig+0x240>)
 800371e:	4013      	ands	r3, r2
 8003720:	0019      	movs	r1, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68da      	ldr	r2, [r3, #12]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	697a      	ldr	r2, [r7, #20]
 800373a:	4313      	orrs	r3, r2
 800373c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	4a75      	ldr	r2, [pc, #468]	@ (800391c <UART_SetConfig+0x244>)
 8003746:	4013      	ands	r3, r2
 8003748:	0019      	movs	r1, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	430a      	orrs	r2, r1
 8003752:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003754:	4b72      	ldr	r3, [pc, #456]	@ (8003920 <UART_SetConfig+0x248>)
 8003756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003758:	2203      	movs	r2, #3
 800375a:	4013      	ands	r3, r2
 800375c:	2b03      	cmp	r3, #3
 800375e:	d00d      	beq.n	800377c <UART_SetConfig+0xa4>
 8003760:	d81b      	bhi.n	800379a <UART_SetConfig+0xc2>
 8003762:	2b02      	cmp	r3, #2
 8003764:	d014      	beq.n	8003790 <UART_SetConfig+0xb8>
 8003766:	d818      	bhi.n	800379a <UART_SetConfig+0xc2>
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <UART_SetConfig+0x9a>
 800376c:	2b01      	cmp	r3, #1
 800376e:	d00a      	beq.n	8003786 <UART_SetConfig+0xae>
 8003770:	e013      	b.n	800379a <UART_SetConfig+0xc2>
 8003772:	231f      	movs	r3, #31
 8003774:	18fb      	adds	r3, r7, r3
 8003776:	2200      	movs	r2, #0
 8003778:	701a      	strb	r2, [r3, #0]
 800377a:	e012      	b.n	80037a2 <UART_SetConfig+0xca>
 800377c:	231f      	movs	r3, #31
 800377e:	18fb      	adds	r3, r7, r3
 8003780:	2202      	movs	r2, #2
 8003782:	701a      	strb	r2, [r3, #0]
 8003784:	e00d      	b.n	80037a2 <UART_SetConfig+0xca>
 8003786:	231f      	movs	r3, #31
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	2204      	movs	r2, #4
 800378c:	701a      	strb	r2, [r3, #0]
 800378e:	e008      	b.n	80037a2 <UART_SetConfig+0xca>
 8003790:	231f      	movs	r3, #31
 8003792:	18fb      	adds	r3, r7, r3
 8003794:	2208      	movs	r2, #8
 8003796:	701a      	strb	r2, [r3, #0]
 8003798:	e003      	b.n	80037a2 <UART_SetConfig+0xca>
 800379a:	231f      	movs	r3, #31
 800379c:	18fb      	adds	r3, r7, r3
 800379e:	2210      	movs	r2, #16
 80037a0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	69da      	ldr	r2, [r3, #28]
 80037a6:	2380      	movs	r3, #128	@ 0x80
 80037a8:	021b      	lsls	r3, r3, #8
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d15c      	bne.n	8003868 <UART_SetConfig+0x190>
  {
    switch (clocksource)
 80037ae:	231f      	movs	r3, #31
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d015      	beq.n	80037e4 <UART_SetConfig+0x10c>
 80037b8:	dc18      	bgt.n	80037ec <UART_SetConfig+0x114>
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	d00d      	beq.n	80037da <UART_SetConfig+0x102>
 80037be:	dc15      	bgt.n	80037ec <UART_SetConfig+0x114>
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <UART_SetConfig+0xf2>
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d005      	beq.n	80037d4 <UART_SetConfig+0xfc>
 80037c8:	e010      	b.n	80037ec <UART_SetConfig+0x114>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037ca:	f7fe fe0b 	bl	80023e4 <HAL_RCC_GetPCLK1Freq>
 80037ce:	0003      	movs	r3, r0
 80037d0:	61bb      	str	r3, [r7, #24]
        break;
 80037d2:	e012      	b.n	80037fa <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037d4:	4b53      	ldr	r3, [pc, #332]	@ (8003924 <UART_SetConfig+0x24c>)
 80037d6:	61bb      	str	r3, [r7, #24]
        break;
 80037d8:	e00f      	b.n	80037fa <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037da:	f7fe fda3 	bl	8002324 <HAL_RCC_GetSysClockFreq>
 80037de:	0003      	movs	r3, r0
 80037e0:	61bb      	str	r3, [r7, #24]
        break;
 80037e2:	e00a      	b.n	80037fa <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037e4:	2380      	movs	r3, #128	@ 0x80
 80037e6:	021b      	lsls	r3, r3, #8
 80037e8:	61bb      	str	r3, [r7, #24]
        break;
 80037ea:	e006      	b.n	80037fa <UART_SetConfig+0x122>
      default:
        pclk = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80037f0:	231e      	movs	r3, #30
 80037f2:	18fb      	adds	r3, r7, r3
 80037f4:	2201      	movs	r2, #1
 80037f6:	701a      	strb	r2, [r3, #0]
        break;
 80037f8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d100      	bne.n	8003802 <UART_SetConfig+0x12a>
 8003800:	e07a      	b.n	80038f8 <UART_SetConfig+0x220>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	005a      	lsls	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	085b      	lsrs	r3, r3, #1
 800380c:	18d2      	adds	r2, r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	0019      	movs	r1, r3
 8003814:	0010      	movs	r0, r2
 8003816:	f7fc fc77 	bl	8000108 <__udivsi3>
 800381a:	0003      	movs	r3, r0
 800381c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	2b0f      	cmp	r3, #15
 8003822:	d91c      	bls.n	800385e <UART_SetConfig+0x186>
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	2380      	movs	r3, #128	@ 0x80
 8003828:	025b      	lsls	r3, r3, #9
 800382a:	429a      	cmp	r2, r3
 800382c:	d217      	bcs.n	800385e <UART_SetConfig+0x186>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	b29a      	uxth	r2, r3
 8003832:	200e      	movs	r0, #14
 8003834:	183b      	adds	r3, r7, r0
 8003836:	210f      	movs	r1, #15
 8003838:	438a      	bics	r2, r1
 800383a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	085b      	lsrs	r3, r3, #1
 8003840:	b29b      	uxth	r3, r3
 8003842:	2207      	movs	r2, #7
 8003844:	4013      	ands	r3, r2
 8003846:	b299      	uxth	r1, r3
 8003848:	183b      	adds	r3, r7, r0
 800384a:	183a      	adds	r2, r7, r0
 800384c:	8812      	ldrh	r2, [r2, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	183a      	adds	r2, r7, r0
 8003858:	8812      	ldrh	r2, [r2, #0]
 800385a:	60da      	str	r2, [r3, #12]
 800385c:	e04c      	b.n	80038f8 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 800385e:	231e      	movs	r3, #30
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	2201      	movs	r2, #1
 8003864:	701a      	strb	r2, [r3, #0]
 8003866:	e047      	b.n	80038f8 <UART_SetConfig+0x220>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003868:	231f      	movs	r3, #31
 800386a:	18fb      	adds	r3, r7, r3
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b08      	cmp	r3, #8
 8003870:	d015      	beq.n	800389e <UART_SetConfig+0x1c6>
 8003872:	dc18      	bgt.n	80038a6 <UART_SetConfig+0x1ce>
 8003874:	2b04      	cmp	r3, #4
 8003876:	d00d      	beq.n	8003894 <UART_SetConfig+0x1bc>
 8003878:	dc15      	bgt.n	80038a6 <UART_SetConfig+0x1ce>
 800387a:	2b00      	cmp	r3, #0
 800387c:	d002      	beq.n	8003884 <UART_SetConfig+0x1ac>
 800387e:	2b02      	cmp	r3, #2
 8003880:	d005      	beq.n	800388e <UART_SetConfig+0x1b6>
 8003882:	e010      	b.n	80038a6 <UART_SetConfig+0x1ce>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003884:	f7fe fdae 	bl	80023e4 <HAL_RCC_GetPCLK1Freq>
 8003888:	0003      	movs	r3, r0
 800388a:	61bb      	str	r3, [r7, #24]
        break;
 800388c:	e012      	b.n	80038b4 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800388e:	4b25      	ldr	r3, [pc, #148]	@ (8003924 <UART_SetConfig+0x24c>)
 8003890:	61bb      	str	r3, [r7, #24]
        break;
 8003892:	e00f      	b.n	80038b4 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003894:	f7fe fd46 	bl	8002324 <HAL_RCC_GetSysClockFreq>
 8003898:	0003      	movs	r3, r0
 800389a:	61bb      	str	r3, [r7, #24]
        break;
 800389c:	e00a      	b.n	80038b4 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800389e:	2380      	movs	r3, #128	@ 0x80
 80038a0:	021b      	lsls	r3, r3, #8
 80038a2:	61bb      	str	r3, [r7, #24]
        break;
 80038a4:	e006      	b.n	80038b4 <UART_SetConfig+0x1dc>
      default:
        pclk = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038aa:	231e      	movs	r3, #30
 80038ac:	18fb      	adds	r3, r7, r3
 80038ae:	2201      	movs	r2, #1
 80038b0:	701a      	strb	r2, [r3, #0]
        break;
 80038b2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d01e      	beq.n	80038f8 <UART_SetConfig+0x220>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	085a      	lsrs	r2, r3, #1
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	18d2      	adds	r2, r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	0019      	movs	r1, r3
 80038ca:	0010      	movs	r0, r2
 80038cc:	f7fc fc1c 	bl	8000108 <__udivsi3>
 80038d0:	0003      	movs	r3, r0
 80038d2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	2b0f      	cmp	r3, #15
 80038d8:	d90a      	bls.n	80038f0 <UART_SetConfig+0x218>
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	2380      	movs	r3, #128	@ 0x80
 80038de:	025b      	lsls	r3, r3, #9
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d205      	bcs.n	80038f0 <UART_SetConfig+0x218>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60da      	str	r2, [r3, #12]
 80038ee:	e003      	b.n	80038f8 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 80038f0:	231e      	movs	r3, #30
 80038f2:	18fb      	adds	r3, r7, r3
 80038f4:	2201      	movs	r2, #1
 80038f6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003904:	231e      	movs	r3, #30
 8003906:	18fb      	adds	r3, r7, r3
 8003908:	781b      	ldrb	r3, [r3, #0]
}
 800390a:	0018      	movs	r0, r3
 800390c:	46bd      	mov	sp, r7
 800390e:	b008      	add	sp, #32
 8003910:	bd80      	pop	{r7, pc}
 8003912:	46c0      	nop			@ (mov r8, r8)
 8003914:	ffff69f3 	.word	0xffff69f3
 8003918:	ffffcfff 	.word	0xffffcfff
 800391c:	fffff4ff 	.word	0xfffff4ff
 8003920:	40021000 	.word	0x40021000
 8003924:	007a1200 	.word	0x007a1200

08003928 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	2208      	movs	r2, #8
 8003936:	4013      	ands	r3, r2
 8003938:	d00b      	beq.n	8003952 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	4a4a      	ldr	r2, [pc, #296]	@ (8003a6c <UART_AdvFeatureConfig+0x144>)
 8003942:	4013      	ands	r3, r2
 8003944:	0019      	movs	r1, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003956:	2201      	movs	r2, #1
 8003958:	4013      	ands	r3, r2
 800395a:	d00b      	beq.n	8003974 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	4a43      	ldr	r2, [pc, #268]	@ (8003a70 <UART_AdvFeatureConfig+0x148>)
 8003964:	4013      	ands	r3, r2
 8003966:	0019      	movs	r1, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	430a      	orrs	r2, r1
 8003972:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	2202      	movs	r2, #2
 800397a:	4013      	ands	r3, r2
 800397c:	d00b      	beq.n	8003996 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	4a3b      	ldr	r2, [pc, #236]	@ (8003a74 <UART_AdvFeatureConfig+0x14c>)
 8003986:	4013      	ands	r3, r2
 8003988:	0019      	movs	r1, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399a:	2204      	movs	r2, #4
 800399c:	4013      	ands	r3, r2
 800399e:	d00b      	beq.n	80039b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	4a34      	ldr	r2, [pc, #208]	@ (8003a78 <UART_AdvFeatureConfig+0x150>)
 80039a8:	4013      	ands	r3, r2
 80039aa:	0019      	movs	r1, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	2210      	movs	r2, #16
 80039be:	4013      	ands	r3, r2
 80039c0:	d00b      	beq.n	80039da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	4a2c      	ldr	r2, [pc, #176]	@ (8003a7c <UART_AdvFeatureConfig+0x154>)
 80039ca:	4013      	ands	r3, r2
 80039cc:	0019      	movs	r1, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039de:	2220      	movs	r2, #32
 80039e0:	4013      	ands	r3, r2
 80039e2:	d00b      	beq.n	80039fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	4a25      	ldr	r2, [pc, #148]	@ (8003a80 <UART_AdvFeatureConfig+0x158>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	0019      	movs	r1, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a00:	2240      	movs	r2, #64	@ 0x40
 8003a02:	4013      	ands	r3, r2
 8003a04:	d01d      	beq.n	8003a42 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003a84 <UART_AdvFeatureConfig+0x15c>)
 8003a0e:	4013      	ands	r3, r2
 8003a10:	0019      	movs	r1, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a22:	2380      	movs	r3, #128	@ 0x80
 8003a24:	035b      	lsls	r3, r3, #13
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d10b      	bne.n	8003a42 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	4a15      	ldr	r2, [pc, #84]	@ (8003a88 <UART_AdvFeatureConfig+0x160>)
 8003a32:	4013      	ands	r3, r2
 8003a34:	0019      	movs	r1, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a46:	2280      	movs	r2, #128	@ 0x80
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d00b      	beq.n	8003a64 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	4a0e      	ldr	r2, [pc, #56]	@ (8003a8c <UART_AdvFeatureConfig+0x164>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	0019      	movs	r1, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	605a      	str	r2, [r3, #4]
  }
}
 8003a64:	46c0      	nop			@ (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b002      	add	sp, #8
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	ffff7fff 	.word	0xffff7fff
 8003a70:	fffdffff 	.word	0xfffdffff
 8003a74:	fffeffff 	.word	0xfffeffff
 8003a78:	fffbffff 	.word	0xfffbffff
 8003a7c:	ffffefff 	.word	0xffffefff
 8003a80:	ffffdfff 	.word	0xffffdfff
 8003a84:	ffefffff 	.word	0xffefffff
 8003a88:	ff9fffff 	.word	0xff9fffff
 8003a8c:	fff7ffff 	.word	0xfff7ffff

08003a90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b092      	sub	sp, #72	@ 0x48
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2284      	movs	r2, #132	@ 0x84
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003aa0:	f7fd fba6 	bl	80011f0 <HAL_GetTick>
 8003aa4:	0003      	movs	r3, r0
 8003aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2208      	movs	r2, #8
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d12c      	bne.n	8003b10 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ab8:	2280      	movs	r2, #128	@ 0x80
 8003aba:	0391      	lsls	r1, r2, #14
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	4a46      	ldr	r2, [pc, #280]	@ (8003bd8 <UART_CheckIdleState+0x148>)
 8003ac0:	9200      	str	r2, [sp, #0]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f000 f88c 	bl	8003be0 <UART_WaitOnFlagUntilTimeout>
 8003ac8:	1e03      	subs	r3, r0, #0
 8003aca:	d021      	beq.n	8003b10 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003acc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003adc:	f383 8810 	msr	PRIMASK, r3
}
 8003ae0:	46c0      	nop			@ (mov r8, r8)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2180      	movs	r1, #128	@ 0x80
 8003aee:	438a      	bics	r2, r1
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af8:	f383 8810 	msr	PRIMASK, r3
}
 8003afc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2220      	movs	r2, #32
 8003b02:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2278      	movs	r2, #120	@ 0x78
 8003b08:	2100      	movs	r1, #0
 8003b0a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e05f      	b.n	8003bd0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2204      	movs	r2, #4
 8003b18:	4013      	ands	r3, r2
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d146      	bne.n	8003bac <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b20:	2280      	movs	r2, #128	@ 0x80
 8003b22:	03d1      	lsls	r1, r2, #15
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	4a2c      	ldr	r2, [pc, #176]	@ (8003bd8 <UART_CheckIdleState+0x148>)
 8003b28:	9200      	str	r2, [sp, #0]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f000 f858 	bl	8003be0 <UART_WaitOnFlagUntilTimeout>
 8003b30:	1e03      	subs	r3, r0, #0
 8003b32:	d03b      	beq.n	8003bac <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b34:	f3ef 8310 	mrs	r3, PRIMASK
 8003b38:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b3e:	2301      	movs	r3, #1
 8003b40:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	f383 8810 	msr	PRIMASK, r3
}
 8003b48:	46c0      	nop			@ (mov r8, r8)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4921      	ldr	r1, [pc, #132]	@ (8003bdc <UART_CheckIdleState+0x14c>)
 8003b56:	400a      	ands	r2, r1
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b5c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f383 8810 	msr	PRIMASK, r3
}
 8003b64:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b66:	f3ef 8310 	mrs	r3, PRIMASK
 8003b6a:	61bb      	str	r3, [r7, #24]
  return(result);
 8003b6c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b70:	2301      	movs	r3, #1
 8003b72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f383 8810 	msr	PRIMASK, r3
}
 8003b7a:	46c0      	nop			@ (mov r8, r8)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2101      	movs	r1, #1
 8003b88:	438a      	bics	r2, r1
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	f383 8810 	msr	PRIMASK, r3
}
 8003b96:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2280      	movs	r2, #128	@ 0x80
 8003b9c:	2120      	movs	r1, #32
 8003b9e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2278      	movs	r2, #120	@ 0x78
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e011      	b.n	8003bd0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2220      	movs	r2, #32
 8003bb0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2280      	movs	r2, #128	@ 0x80
 8003bb6:	2120      	movs	r1, #32
 8003bb8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2278      	movs	r2, #120	@ 0x78
 8003bca:	2100      	movs	r1, #0
 8003bcc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b010      	add	sp, #64	@ 0x40
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	01ffffff 	.word	0x01ffffff
 8003bdc:	fffffedf 	.word	0xfffffedf

08003be0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	603b      	str	r3, [r7, #0]
 8003bec:	1dfb      	adds	r3, r7, #7
 8003bee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bf0:	e051      	b.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	d04e      	beq.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf8:	f7fd fafa 	bl	80011f0 <HAL_GetTick>
 8003bfc:	0002      	movs	r2, r0
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d302      	bcc.n	8003c0e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e051      	b.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2204      	movs	r2, #4
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	d03b      	beq.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b80      	cmp	r3, #128	@ 0x80
 8003c22:	d038      	beq.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	2b40      	cmp	r3, #64	@ 0x40
 8003c28:	d035      	beq.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	2208      	movs	r2, #8
 8003c32:	4013      	ands	r3, r2
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d111      	bne.n	8003c5c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2208      	movs	r2, #8
 8003c3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	0018      	movs	r0, r3
 8003c44:	f000 f83c 	bl	8003cc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2284      	movs	r2, #132	@ 0x84
 8003c4c:	2108      	movs	r1, #8
 8003c4e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2278      	movs	r2, #120	@ 0x78
 8003c54:	2100      	movs	r1, #0
 8003c56:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e02c      	b.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	69da      	ldr	r2, [r3, #28]
 8003c62:	2380      	movs	r3, #128	@ 0x80
 8003c64:	011b      	lsls	r3, r3, #4
 8003c66:	401a      	ands	r2, r3
 8003c68:	2380      	movs	r3, #128	@ 0x80
 8003c6a:	011b      	lsls	r3, r3, #4
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d112      	bne.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2280      	movs	r2, #128	@ 0x80
 8003c76:	0112      	lsls	r2, r2, #4
 8003c78:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	0018      	movs	r0, r3
 8003c7e:	f000 f81f 	bl	8003cc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2284      	movs	r2, #132	@ 0x84
 8003c86:	2120      	movs	r1, #32
 8003c88:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2278      	movs	r2, #120	@ 0x78
 8003c8e:	2100      	movs	r1, #0
 8003c90:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e00f      	b.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	69db      	ldr	r3, [r3, #28]
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	425a      	negs	r2, r3
 8003ca6:	4153      	adcs	r3, r2
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	001a      	movs	r2, r3
 8003cac:	1dfb      	adds	r3, r7, #7
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d09e      	beq.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	b004      	add	sp, #16
 8003cbc:	bd80      	pop	{r7, pc}
	...

08003cc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b08e      	sub	sp, #56	@ 0x38
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cc8:	f3ef 8310 	mrs	r3, PRIMASK
 8003ccc:	617b      	str	r3, [r7, #20]
  return(result);
 8003cce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	f383 8810 	msr	PRIMASK, r3
}
 8003cdc:	46c0      	nop			@ (mov r8, r8)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4926      	ldr	r1, [pc, #152]	@ (8003d84 <UART_EndRxTransfer+0xc4>)
 8003cea:	400a      	ands	r2, r1
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cf0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	f383 8810 	msr	PRIMASK, r3
}
 8003cf8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cfa:	f3ef 8310 	mrs	r3, PRIMASK
 8003cfe:	623b      	str	r3, [r7, #32]
  return(result);
 8003d00:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d02:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d04:	2301      	movs	r3, #1
 8003d06:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	f383 8810 	msr	PRIMASK, r3
}
 8003d0e:	46c0      	nop			@ (mov r8, r8)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689a      	ldr	r2, [r3, #8]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	438a      	bics	r2, r1
 8003d1e:	609a      	str	r2, [r3, #8]
 8003d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d26:	f383 8810 	msr	PRIMASK, r3
}
 8003d2a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d118      	bne.n	8003d66 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d34:	f3ef 8310 	mrs	r3, PRIMASK
 8003d38:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d3a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d3e:	2301      	movs	r3, #1
 8003d40:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f383 8810 	msr	PRIMASK, r3
}
 8003d48:	46c0      	nop			@ (mov r8, r8)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2110      	movs	r1, #16
 8003d56:	438a      	bics	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	f383 8810 	msr	PRIMASK, r3
}
 8003d64:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2280      	movs	r2, #128	@ 0x80
 8003d6a:	2120      	movs	r1, #32
 8003d6c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003d7a:	46c0      	nop			@ (mov r8, r8)
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b00e      	add	sp, #56	@ 0x38
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			@ (mov r8, r8)
 8003d84:	fffffedf 	.word	0xfffffedf

08003d88 <malloc>:
 8003d88:	b510      	push	{r4, lr}
 8003d8a:	4b03      	ldr	r3, [pc, #12]	@ (8003d98 <malloc+0x10>)
 8003d8c:	0001      	movs	r1, r0
 8003d8e:	6818      	ldr	r0, [r3, #0]
 8003d90:	f000 f826 	bl	8003de0 <_malloc_r>
 8003d94:	bd10      	pop	{r4, pc}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	20000014 	.word	0x20000014

08003d9c <sbrk_aligned>:
 8003d9c:	b570      	push	{r4, r5, r6, lr}
 8003d9e:	4e0f      	ldr	r6, [pc, #60]	@ (8003ddc <sbrk_aligned+0x40>)
 8003da0:	000d      	movs	r5, r1
 8003da2:	6831      	ldr	r1, [r6, #0]
 8003da4:	0004      	movs	r4, r0
 8003da6:	2900      	cmp	r1, #0
 8003da8:	d102      	bne.n	8003db0 <sbrk_aligned+0x14>
 8003daa:	f000 f8b1 	bl	8003f10 <_sbrk_r>
 8003dae:	6030      	str	r0, [r6, #0]
 8003db0:	0029      	movs	r1, r5
 8003db2:	0020      	movs	r0, r4
 8003db4:	f000 f8ac 	bl	8003f10 <_sbrk_r>
 8003db8:	1c43      	adds	r3, r0, #1
 8003dba:	d103      	bne.n	8003dc4 <sbrk_aligned+0x28>
 8003dbc:	2501      	movs	r5, #1
 8003dbe:	426d      	negs	r5, r5
 8003dc0:	0028      	movs	r0, r5
 8003dc2:	bd70      	pop	{r4, r5, r6, pc}
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	1cc5      	adds	r5, r0, #3
 8003dc8:	439d      	bics	r5, r3
 8003dca:	42a8      	cmp	r0, r5
 8003dcc:	d0f8      	beq.n	8003dc0 <sbrk_aligned+0x24>
 8003dce:	1a29      	subs	r1, r5, r0
 8003dd0:	0020      	movs	r0, r4
 8003dd2:	f000 f89d 	bl	8003f10 <_sbrk_r>
 8003dd6:	3001      	adds	r0, #1
 8003dd8:	d1f2      	bne.n	8003dc0 <sbrk_aligned+0x24>
 8003dda:	e7ef      	b.n	8003dbc <sbrk_aligned+0x20>
 8003ddc:	2000022c 	.word	0x2000022c

08003de0 <_malloc_r>:
 8003de0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003de2:	2203      	movs	r2, #3
 8003de4:	1ccb      	adds	r3, r1, #3
 8003de6:	4393      	bics	r3, r2
 8003de8:	3308      	adds	r3, #8
 8003dea:	0005      	movs	r5, r0
 8003dec:	001f      	movs	r7, r3
 8003dee:	2b0c      	cmp	r3, #12
 8003df0:	d234      	bcs.n	8003e5c <_malloc_r+0x7c>
 8003df2:	270c      	movs	r7, #12
 8003df4:	42b9      	cmp	r1, r7
 8003df6:	d833      	bhi.n	8003e60 <_malloc_r+0x80>
 8003df8:	0028      	movs	r0, r5
 8003dfa:	f000 f871 	bl	8003ee0 <__malloc_lock>
 8003dfe:	4e37      	ldr	r6, [pc, #220]	@ (8003edc <_malloc_r+0xfc>)
 8003e00:	6833      	ldr	r3, [r6, #0]
 8003e02:	001c      	movs	r4, r3
 8003e04:	2c00      	cmp	r4, #0
 8003e06:	d12f      	bne.n	8003e68 <_malloc_r+0x88>
 8003e08:	0039      	movs	r1, r7
 8003e0a:	0028      	movs	r0, r5
 8003e0c:	f7ff ffc6 	bl	8003d9c <sbrk_aligned>
 8003e10:	0004      	movs	r4, r0
 8003e12:	1c43      	adds	r3, r0, #1
 8003e14:	d15f      	bne.n	8003ed6 <_malloc_r+0xf6>
 8003e16:	6834      	ldr	r4, [r6, #0]
 8003e18:	9400      	str	r4, [sp, #0]
 8003e1a:	9b00      	ldr	r3, [sp, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d14a      	bne.n	8003eb6 <_malloc_r+0xd6>
 8003e20:	2c00      	cmp	r4, #0
 8003e22:	d052      	beq.n	8003eca <_malloc_r+0xea>
 8003e24:	6823      	ldr	r3, [r4, #0]
 8003e26:	0028      	movs	r0, r5
 8003e28:	18e3      	adds	r3, r4, r3
 8003e2a:	9900      	ldr	r1, [sp, #0]
 8003e2c:	9301      	str	r3, [sp, #4]
 8003e2e:	f000 f86f 	bl	8003f10 <_sbrk_r>
 8003e32:	9b01      	ldr	r3, [sp, #4]
 8003e34:	4283      	cmp	r3, r0
 8003e36:	d148      	bne.n	8003eca <_malloc_r+0xea>
 8003e38:	6823      	ldr	r3, [r4, #0]
 8003e3a:	0028      	movs	r0, r5
 8003e3c:	1aff      	subs	r7, r7, r3
 8003e3e:	0039      	movs	r1, r7
 8003e40:	f7ff ffac 	bl	8003d9c <sbrk_aligned>
 8003e44:	3001      	adds	r0, #1
 8003e46:	d040      	beq.n	8003eca <_malloc_r+0xea>
 8003e48:	6823      	ldr	r3, [r4, #0]
 8003e4a:	19db      	adds	r3, r3, r7
 8003e4c:	6023      	str	r3, [r4, #0]
 8003e4e:	6833      	ldr	r3, [r6, #0]
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	2a00      	cmp	r2, #0
 8003e54:	d133      	bne.n	8003ebe <_malloc_r+0xde>
 8003e56:	9b00      	ldr	r3, [sp, #0]
 8003e58:	6033      	str	r3, [r6, #0]
 8003e5a:	e019      	b.n	8003e90 <_malloc_r+0xb0>
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	dac9      	bge.n	8003df4 <_malloc_r+0x14>
 8003e60:	230c      	movs	r3, #12
 8003e62:	602b      	str	r3, [r5, #0]
 8003e64:	2000      	movs	r0, #0
 8003e66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e68:	6821      	ldr	r1, [r4, #0]
 8003e6a:	1bc9      	subs	r1, r1, r7
 8003e6c:	d420      	bmi.n	8003eb0 <_malloc_r+0xd0>
 8003e6e:	290b      	cmp	r1, #11
 8003e70:	d90a      	bls.n	8003e88 <_malloc_r+0xa8>
 8003e72:	19e2      	adds	r2, r4, r7
 8003e74:	6027      	str	r7, [r4, #0]
 8003e76:	42a3      	cmp	r3, r4
 8003e78:	d104      	bne.n	8003e84 <_malloc_r+0xa4>
 8003e7a:	6032      	str	r2, [r6, #0]
 8003e7c:	6863      	ldr	r3, [r4, #4]
 8003e7e:	6011      	str	r1, [r2, #0]
 8003e80:	6053      	str	r3, [r2, #4]
 8003e82:	e005      	b.n	8003e90 <_malloc_r+0xb0>
 8003e84:	605a      	str	r2, [r3, #4]
 8003e86:	e7f9      	b.n	8003e7c <_malloc_r+0x9c>
 8003e88:	6862      	ldr	r2, [r4, #4]
 8003e8a:	42a3      	cmp	r3, r4
 8003e8c:	d10e      	bne.n	8003eac <_malloc_r+0xcc>
 8003e8e:	6032      	str	r2, [r6, #0]
 8003e90:	0028      	movs	r0, r5
 8003e92:	f000 f82d 	bl	8003ef0 <__malloc_unlock>
 8003e96:	0020      	movs	r0, r4
 8003e98:	2207      	movs	r2, #7
 8003e9a:	300b      	adds	r0, #11
 8003e9c:	1d23      	adds	r3, r4, #4
 8003e9e:	4390      	bics	r0, r2
 8003ea0:	1ac2      	subs	r2, r0, r3
 8003ea2:	4298      	cmp	r0, r3
 8003ea4:	d0df      	beq.n	8003e66 <_malloc_r+0x86>
 8003ea6:	1a1b      	subs	r3, r3, r0
 8003ea8:	50a3      	str	r3, [r4, r2]
 8003eaa:	e7dc      	b.n	8003e66 <_malloc_r+0x86>
 8003eac:	605a      	str	r2, [r3, #4]
 8003eae:	e7ef      	b.n	8003e90 <_malloc_r+0xb0>
 8003eb0:	0023      	movs	r3, r4
 8003eb2:	6864      	ldr	r4, [r4, #4]
 8003eb4:	e7a6      	b.n	8003e04 <_malloc_r+0x24>
 8003eb6:	9c00      	ldr	r4, [sp, #0]
 8003eb8:	6863      	ldr	r3, [r4, #4]
 8003eba:	9300      	str	r3, [sp, #0]
 8003ebc:	e7ad      	b.n	8003e1a <_malloc_r+0x3a>
 8003ebe:	001a      	movs	r2, r3
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	42a3      	cmp	r3, r4
 8003ec4:	d1fb      	bne.n	8003ebe <_malloc_r+0xde>
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	e7da      	b.n	8003e80 <_malloc_r+0xa0>
 8003eca:	230c      	movs	r3, #12
 8003ecc:	0028      	movs	r0, r5
 8003ece:	602b      	str	r3, [r5, #0]
 8003ed0:	f000 f80e 	bl	8003ef0 <__malloc_unlock>
 8003ed4:	e7c6      	b.n	8003e64 <_malloc_r+0x84>
 8003ed6:	6007      	str	r7, [r0, #0]
 8003ed8:	e7da      	b.n	8003e90 <_malloc_r+0xb0>
 8003eda:	46c0      	nop			@ (mov r8, r8)
 8003edc:	20000230 	.word	0x20000230

08003ee0 <__malloc_lock>:
 8003ee0:	b510      	push	{r4, lr}
 8003ee2:	4802      	ldr	r0, [pc, #8]	@ (8003eec <__malloc_lock+0xc>)
 8003ee4:	f000 f850 	bl	8003f88 <__retarget_lock_acquire_recursive>
 8003ee8:	bd10      	pop	{r4, pc}
 8003eea:	46c0      	nop			@ (mov r8, r8)
 8003eec:	20000370 	.word	0x20000370

08003ef0 <__malloc_unlock>:
 8003ef0:	b510      	push	{r4, lr}
 8003ef2:	4802      	ldr	r0, [pc, #8]	@ (8003efc <__malloc_unlock+0xc>)
 8003ef4:	f000 f849 	bl	8003f8a <__retarget_lock_release_recursive>
 8003ef8:	bd10      	pop	{r4, pc}
 8003efa:	46c0      	nop			@ (mov r8, r8)
 8003efc:	20000370 	.word	0x20000370

08003f00 <memset>:
 8003f00:	0003      	movs	r3, r0
 8003f02:	1882      	adds	r2, r0, r2
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d100      	bne.n	8003f0a <memset+0xa>
 8003f08:	4770      	bx	lr
 8003f0a:	7019      	strb	r1, [r3, #0]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	e7f9      	b.n	8003f04 <memset+0x4>

08003f10 <_sbrk_r>:
 8003f10:	2300      	movs	r3, #0
 8003f12:	b570      	push	{r4, r5, r6, lr}
 8003f14:	4d06      	ldr	r5, [pc, #24]	@ (8003f30 <_sbrk_r+0x20>)
 8003f16:	0004      	movs	r4, r0
 8003f18:	0008      	movs	r0, r1
 8003f1a:	602b      	str	r3, [r5, #0]
 8003f1c:	f7fc fe7c 	bl	8000c18 <_sbrk>
 8003f20:	1c43      	adds	r3, r0, #1
 8003f22:	d103      	bne.n	8003f2c <_sbrk_r+0x1c>
 8003f24:	682b      	ldr	r3, [r5, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d000      	beq.n	8003f2c <_sbrk_r+0x1c>
 8003f2a:	6023      	str	r3, [r4, #0]
 8003f2c:	bd70      	pop	{r4, r5, r6, pc}
 8003f2e:	46c0      	nop			@ (mov r8, r8)
 8003f30:	2000036c 	.word	0x2000036c

08003f34 <__errno>:
 8003f34:	4b01      	ldr	r3, [pc, #4]	@ (8003f3c <__errno+0x8>)
 8003f36:	6818      	ldr	r0, [r3, #0]
 8003f38:	4770      	bx	lr
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	20000014 	.word	0x20000014

08003f40 <__libc_init_array>:
 8003f40:	b570      	push	{r4, r5, r6, lr}
 8003f42:	2600      	movs	r6, #0
 8003f44:	4c0c      	ldr	r4, [pc, #48]	@ (8003f78 <__libc_init_array+0x38>)
 8003f46:	4d0d      	ldr	r5, [pc, #52]	@ (8003f7c <__libc_init_array+0x3c>)
 8003f48:	1b64      	subs	r4, r4, r5
 8003f4a:	10a4      	asrs	r4, r4, #2
 8003f4c:	42a6      	cmp	r6, r4
 8003f4e:	d109      	bne.n	8003f64 <__libc_init_array+0x24>
 8003f50:	2600      	movs	r6, #0
 8003f52:	f000 f825 	bl	8003fa0 <_init>
 8003f56:	4c0a      	ldr	r4, [pc, #40]	@ (8003f80 <__libc_init_array+0x40>)
 8003f58:	4d0a      	ldr	r5, [pc, #40]	@ (8003f84 <__libc_init_array+0x44>)
 8003f5a:	1b64      	subs	r4, r4, r5
 8003f5c:	10a4      	asrs	r4, r4, #2
 8003f5e:	42a6      	cmp	r6, r4
 8003f60:	d105      	bne.n	8003f6e <__libc_init_array+0x2e>
 8003f62:	bd70      	pop	{r4, r5, r6, pc}
 8003f64:	00b3      	lsls	r3, r6, #2
 8003f66:	58eb      	ldr	r3, [r5, r3]
 8003f68:	4798      	blx	r3
 8003f6a:	3601      	adds	r6, #1
 8003f6c:	e7ee      	b.n	8003f4c <__libc_init_array+0xc>
 8003f6e:	00b3      	lsls	r3, r6, #2
 8003f70:	58eb      	ldr	r3, [r5, r3]
 8003f72:	4798      	blx	r3
 8003f74:	3601      	adds	r6, #1
 8003f76:	e7f2      	b.n	8003f5e <__libc_init_array+0x1e>
 8003f78:	08004ff4 	.word	0x08004ff4
 8003f7c:	08004ff4 	.word	0x08004ff4
 8003f80:	08004ff8 	.word	0x08004ff8
 8003f84:	08004ff4 	.word	0x08004ff4

08003f88 <__retarget_lock_acquire_recursive>:
 8003f88:	4770      	bx	lr

08003f8a <__retarget_lock_release_recursive>:
 8003f8a:	4770      	bx	lr

08003f8c <memcpy>:
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	b510      	push	{r4, lr}
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d100      	bne.n	8003f96 <memcpy+0xa>
 8003f94:	bd10      	pop	{r4, pc}
 8003f96:	5ccc      	ldrb	r4, [r1, r3]
 8003f98:	54c4      	strb	r4, [r0, r3]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	e7f8      	b.n	8003f90 <memcpy+0x4>
	...

08003fa0 <_init>:
 8003fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa2:	46c0      	nop			@ (mov r8, r8)
 8003fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fa6:	bc08      	pop	{r3}
 8003fa8:	469e      	mov	lr, r3
 8003faa:	4770      	bx	lr

08003fac <_fini>:
 8003fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fae:	46c0      	nop			@ (mov r8, r8)
 8003fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fb2:	bc08      	pop	{r3}
 8003fb4:	469e      	mov	lr, r3
 8003fb6:	4770      	bx	lr
