--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    9.121(R)|    0.216(R)|clk_BUFGP         |   0.000|
HALL11      |    3.667(R)|    0.590(R)|clk_BUFGP         |   0.000|
HALL12      |    3.909(R)|   -0.494(R)|clk_BUFGP         |   0.000|
HALL13      |    1.774(R)|    0.887(R)|clk_BUFGP         |   0.000|
HALL14      |    5.018(R)|   -0.700(R)|clk_BUFGP         |   0.000|
HALL21      |    1.800(R)|    0.519(R)|clk_BUFGP         |   0.000|
HALL22      |    2.410(R)|   -0.165(R)|clk_BUFGP         |   0.000|
HALL23      |    0.751(R)|    1.172(R)|clk_BUFGP         |   0.000|
HALL24      |    3.735(R)|    0.143(R)|clk_BUFGP         |   0.000|
HALL31      |    1.594(R)|    0.200(R)|clk_BUFGP         |   0.000|
HALL32      |    2.063(R)|   -0.176(R)|clk_BUFGP         |   0.000|
HALL33      |    0.647(R)|    0.957(R)|clk_BUFGP         |   0.000|
HALL34      |    1.615(R)|    0.177(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    8.004(R)|   -1.712(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    7.218(R)|   -1.097(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    7.052(R)|   -1.211(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    6.214(R)|    0.988(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    5.979(R)|    0.656(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    5.303(R)|    0.363(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    6.144(R)|    0.167(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    4.965(R)|    0.440(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    7.052(R)|    0.258(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    5.766(R)|    0.508(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    5.688(R)|    0.382(R)|clk_BUFGP         |   0.000|
STARTBIT_FLG|    9.708(R)|   -1.110(R)|clk_BUFGP         |   0.000|
TXE         |    5.101(R)|   -1.198(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   10.733(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   10.456(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |    9.693(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   10.667(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   10.169(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   10.820(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   10.364(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   10.344(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.454(R)|clk_BUFGP         |   0.000|
LED<1>      |   11.545(R)|clk_BUFGP         |   0.000|
LED<2>      |   11.194(R)|clk_BUFGP         |   0.000|
LED<3>      |   12.628(R)|clk_BUFGP         |   0.000|
M1n1        |   12.256(R)|clk_BUFGP         |   0.000|
M1n2        |   11.547(R)|clk_BUFGP         |   0.000|
M1n3        |   11.385(R)|clk_BUFGP         |   0.000|
M1n4        |   12.097(R)|clk_BUFGP         |   0.000|
M1p1        |   11.511(R)|clk_BUFGP         |   0.000|
M1p2        |   11.935(R)|clk_BUFGP         |   0.000|
M1p3        |   11.161(R)|clk_BUFGP         |   0.000|
M1p4        |   12.227(R)|clk_BUFGP         |   0.000|
M2n1        |   11.170(R)|clk_BUFGP         |   0.000|
M2n2        |   12.451(R)|clk_BUFGP         |   0.000|
M2n3        |   10.783(R)|clk_BUFGP         |   0.000|
M2n4        |   11.985(R)|clk_BUFGP         |   0.000|
M2p1        |   12.503(R)|clk_BUFGP         |   0.000|
M2p2        |   12.179(R)|clk_BUFGP         |   0.000|
M2p3        |   10.475(R)|clk_BUFGP         |   0.000|
M2p4        |   11.751(R)|clk_BUFGP         |   0.000|
M3n1        |   11.689(R)|clk_BUFGP         |   0.000|
M3n2        |   12.092(R)|clk_BUFGP         |   0.000|
M3n3        |   11.295(R)|clk_BUFGP         |   0.000|
M3n4        |   12.128(R)|clk_BUFGP         |   0.000|
M3p1        |   12.341(R)|clk_BUFGP         |   0.000|
M3p2        |   11.985(R)|clk_BUFGP         |   0.000|
M3p3        |   10.573(R)|clk_BUFGP         |   0.000|
M3p4        |   12.250(R)|clk_BUFGP         |   0.000|
USB_WR      |   11.337(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.667|    2.667|
TEST_KEY<1>    |         |         |    2.606|    2.606|
TEST_KEY<2>    |         |         |    5.906|    5.906|
TEST_KEY<3>    |         |         |    5.153|    5.153|
clk            |         |         |    6.937|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    3.597|    3.597|
TEST_KEY<1>    |         |         |    3.536|    3.536|
TEST_KEY<2>    |         |         |    6.836|    6.836|
TEST_KEY<3>    |         |         |    6.083|    6.083|
clk            |         |         |    6.937|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |   -0.057|   -0.057|
TEST_KEY<1>    |         |         |   -0.118|   -0.118|
TEST_KEY<2>    |         |         |    3.182|    3.182|
TEST_KEY<3>    |         |         |    2.429|    2.429|
clk            |         |         |    6.937|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    0.653|    0.653|
TEST_KEY<1>    |         |         |    0.592|    0.592|
TEST_KEY<2>    |         |         |    3.892|    3.892|
TEST_KEY<3>    |         |         |    3.139|    3.139|
clk            |         |         |    6.937|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |   12.587|         |         |
TEST_KEY<1>    |         |   12.587|         |         |
TEST_KEY<2>    |         |   12.587|         |         |
TEST_KEY<3>    |         |   12.587|         |         |
clk            |   30.429|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Mar 28 12:24:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



