/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation   -part LFE5U_85F  -package BG381C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synlog/report/OneBitADCTestLattice_First_Implementation_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  ADC_top  -implementation  First_Implementation  -flow mapping  -multisrs  -oedif  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/OneBitADCTestLattice_First_Implementation.edi   -freq 200.000   /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/OneBitADCTestLattice_First_Implementation_prem.srd  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v  -ologparam  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/syntmp/OneBitADCTestLattice_First_Implementation.plg  -osyn  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/OneBitADCTestLattice_First_Implementation.srm  -prjdir  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/  -prjname  proj_1  -log  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synlog/OneBitADCTestLattice_First_Implementation_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice -prodtype synplify_pro -encrypt -pro -rundir ../../First_Implementation -part LFE5U_85F -package BG381C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ../synlog/report/OneBitADCTestLattice_First_Implementation_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module ADC_top -implementation First_Implementation -flow mapping -multisrs -oedif ../OneBitADCTestLattice_First_Implementation.edi -freq 200.000 ../synwork/OneBitADCTestLattice_First_Implementation_prem.srd -devicelib ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v -devicelib ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v -ologparam OneBitADCTestLattice_First_Implementation.plg -osyn ../OneBitADCTestLattice_First_Implementation.srm -prjdir ../ -prjname proj_1 -log ../synlog/OneBitADCTestLattice_First_Implementation_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:../OneBitADCTestLattice_First_Implementation.edi|io:o|time:1716712010|size:76340|exec:0|csum:
file:../synwork/OneBitADCTestLattice_First_Implementation_prem.srd|io:i|time:1716712008|size:8729|exec:0|csum:A777562FED8E6AF3D10B5CAE45B4932E
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|io:i|time:1691686808|size:87869|exec:0|csum:47AE03E6BBE19DB3AAEE31C380B909AC
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|io:i|time:1691686809|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:OneBitADCTestLattice_First_Implementation.plg|io:o|time:1716712011|size:357|exec:0|csum:
file:../OneBitADCTestLattice_First_Implementation.srm|io:o|time:1716712011|size:7469|exec:0|csum:
file:../synlog/OneBitADCTestLattice_First_Implementation_fpga_mapper.srr|io:o|time:1716712011|size:15921|exec:0|csum:
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/m_gen_lattice|io:i|time:1693507372|size:49557440|exec:1|csum:C005F104E5A9947FAD7D7BB4DEA0E444
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice|io:i|time:1691687020|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
