#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Feb  7 22:25:58 2021
# Process ID: 14872
# Current directory: c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/implement
# Command line: vivado.exe -mode batch -log vivado.log -journal transcript.log -source c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/implement/run_vivado.tcl
# Log file: c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/implement/vivado.log
# Journal file: c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/implement\transcript.log
#-----------------------------------------------------------
source c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/implement/run_vivado.tcl
# create_project -force Stopwatch {c:\Users\macie\OneDrive\Desktop\vhdl\stopwatch\implement} -part 7a15tcpg236-1
# set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
# set_property top Stopwatch [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# add_files -norecurse {c:\Users\macie\OneDrive\Desktop\vhdl\stopwatch\synthesis\Stopwatch.edn}
# read_xdc {c:\Users\macie\OneDrive\Desktop\vhdl\stopwatch\src\TutorVHDL.xdc}
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a15tcpg236-1
Parsing EDIF File [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch.edn]
Finished Parsing EDIF File [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch.edn]
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'J15' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'L16' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'T10' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: 'R10' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: 'K16' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:63]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:64]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:65]
CRITICAL WARNING: [Common 17-69] Command failed: 'T11' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:66]
CRITICAL WARNING: [Common 17-69] Command failed: 'H15' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'T9' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:73]
CRITICAL WARNING: [Common 17-69] Command failed: 'J14' is not a valid site or package pin name. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc:74]
Finished Parsing XDC File [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/TutorVHDL.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 490.086 ; gain = 270.715
# opt_design -verbose -directive Default
Command: opt_design -verbose -directive Default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.648 . Memory (MB): peak = 499.727 ; gain = 9.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 250b1aa72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1001.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 46 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 250b1aa72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1001.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Opt 31-131] Removed net: counter2_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter2_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter2_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter2_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter2_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter2_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter2_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter2_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter2_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter2_reg[23]_i_2_n_2
INFO: [Opt 31-131] Removed net: counter2_reg[23]_i_2_n_3
INFO: [Opt 31-131] Removed net: counter2_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter2_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter2_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter2_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter2_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter2_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter_reg[23]_i_2_n_2
INFO: [Opt 31-131] Removed net: counter_reg[23]_i_2_n_3
INFO: [Opt 31-131] Removed net: counter_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: counter_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: counter_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: counter_reg[8]_i_1_n_3
Phase 3 Sweep | Checksum: 1cc33c5bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1001.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cc33c5bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1001.145 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1cc33c5bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1001.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1001.145 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cc33c5bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1001.145 ; gain = 0.000

Starting Power Optimization Task
Begin power optimizations | Checksum: 1b12dbff6
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-50] Optimizing power for module Stopwatch ...
INFO: [Pwropt 34-167] No BRAM present in this design. Skipping BRAM power optimization.
End power optimizations | Checksum: 1b12dbff6
Power optimization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1001.145 ; gain = 0.000
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes
Ending Power Optimization Task | Checksum: 1b12dbff6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1001.145 ; gain = 0.000
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1001.145 ; gain = 511.059
# write_checkpoint -force {Stopwatch_opt.dcp}
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1001.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/implement/Stopwatch_opt.dcp' has been generated.
# catch { report_drc -file {Stopwatch_opted.rpt} }
Command: report_drc -file Stopwatch_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/implement/Stopwatch_opted.rpt.
report_drc completed successfully
# place_design -verbose -directive Default
Command: place_design -verbose -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC BIVC-1] Bank IO standard Vcc: Conflicting Vcc voltages in bank 14. For example, the following two ports in this bank have conflicting VCCOs:  
DISP0[6] (LVCMOS18, requiring VCCO=1.800) and AN[0] (LVCMOS33, requiring VCCO=3.300)
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
7 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design -verbose -directive Default"
    (file "c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/implement/run_vivado.tcl" line 13)
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 22:26:26 2021...
