Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  2 04:43:35 2024
| Host         : LAPTOP-QJ9BJU4G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topLevel_control_sets_placed.rpt
| Design       : topLevel
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              84 |           28 |
| Yes          | No                    | No                     |              24 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              | kb/data_byte[1]                          | debounce_btn/rst                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | kb/data_byte[2]                          | debounce_btn/rst                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | kb/data_byte[3]                          | debounce_btn/rst                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | kb/data_byte[0]                          | debounce_btn/rst                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | kb/data_byte[6]                          | debounce_btn/rst                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | kb/data_byte[4]                          | debounce_btn/rst                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | kb/data_byte[5]                          | debounce_btn/rst                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | kb/data_byte[7]                          | debounce_btn/rst                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | kb/bit_count                             | debounce_btn/rst                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              | kb/count_buffer                          | debounce_btn/rst                         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG              |                                          | kb/Q[3]                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | kb/E[0]                                  | debounce_btn/rst                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | kb/led_data                              | debounce_btn/rst                         |                2 |              9 |         4.50 |
|  vga_ctrl/vga_driver/p_1_in |                                          | vga_ctrl/vga_driver/hor_count[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  vga_ctrl/vga_driver/p_1_in | vga_ctrl/vga_driver/hor_count[9]_i_1_n_0 | vga_ctrl/vga_driver/ver_count            |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              |                                          | vga_ctrl/vga_driver/SR[0]                |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG              | debounce_btn/button_counter[23]_i_1_n_0  |                                          |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG              |                                          |                                          |               16 |             49 |         3.06 |
|  clk_IBUF_BUFG              |                                          | debounce_btn/rst                         |               18 |             51 |         2.83 |
+-----------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+


