{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729602804902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729602804907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 15:13:24 2024 " "Processing started: Tue Oct 22 15:13:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729602804907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602804907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fonction1_Vitesse_anememtre -c Fonction1_Vitesse_anememtre " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fonction1_Vitesse_anememtre -c Fonction1_Vitesse_anememtre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602804908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729602805435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729602805435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-arch " "Found design unit 1: diviseur-arch" {  } { { "diviseur.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/diviseur.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813875 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/diviseur.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602813875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcule_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcule_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcule_freq-arch " "Found design unit 1: calcule_freq-arch" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813880 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcule_freq " "Found entity 1: calcule_freq" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602813880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_map_anem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file port_map_anem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_map_anem-arch " "Found design unit 1: port_map_anem-arch" {  } { { "port_map_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813885 ""} { "Info" "ISGN_ENTITY_NAME" "1 port_map_anem " "Found entity 1: port_map_anem" {  } { { "port_map_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602813885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_data_anem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_data_anem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_data_anem-arch " "Found design unit 1: gestion_data_anem-arch" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813889 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_data_anem " "Found entity 1: gestion_data_anem" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602813889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemo_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file anemo_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 anemo_block " "Found entity 1: anemo_block" {  } { { "anemo_block.bdf" "" { Schematic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/anemo_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602813893 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Fonction1_Vitesse_anememtre.vhd " "Can't analyze file -- file output_files/Fonction1_Vitesse_anememtre.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1729602813898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/avalon_anem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/avalon_anem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_anem-arch " "Found design unit 1: avalon_anem-arch" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813902 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_anem " "Found entity 1: avalon_anem" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602813902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anemo_block " "Elaborating entity \"anemo_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729602813942 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/sopc_anemo.vhd 2 1 " "Using design file sopc_anemo/synthesis/sopc_anemo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_anemo-rtl " "Found design unit 1: sopc_anemo-rtl" {  } { { "sopc_anemo.vhd" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813983 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo " "Found entity 1: sopc_anemo" {  } { { "sopc_anemo.vhd" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602813983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602813983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo sopc_anemo:inst " "Elaborating entity \"sopc_anemo\" for hierarchy \"sopc_anemo:inst\"" {  } { { "anemo_block.bdf" "inst" { Schematic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/anemo_block.bdf" { { 112 336 1008 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602813986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anem sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0 " "Elaborating entity \"avalon_anem\" for hierarchy \"sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\"" {  } { { "sopc_anemo.vhd" "avalon_mesure_freq_0" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814009 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata avalon_anem.vhd(60) " "VHDL Process Statement warning at avalon_anem.vhd(60): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[0\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[1\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[2\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[3\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[4\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[5\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[6\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[7\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[8\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[9\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[10\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[11\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[12\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[13\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[14\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[15\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[16\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[17\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[18\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[19\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[20\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[21\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[22\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814011 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[23\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[24\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[25\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[26\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[27\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[28\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[29\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[30\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[31\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814012 "|avalon_anem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_map_anem sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3 " "Elaborating entity \"port_map_anem\" for hierarchy \"sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\"" {  } { { "output_files/avalon_anem.vhd" "U3" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1 " "Elaborating entity \"diviseur\" for hierarchy \"sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\"" {  } { { "port_map_anem.vhd" "U1" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcule_freq sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2 " "Elaborating entity \"calcule_freq\" for hierarchy \"sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\"" {  } { { "port_map_anem.vhd" "U2" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_data_anem sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3 " "Elaborating entity \"gestion_data_anem\" for hierarchy \"sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\"" {  } { { "port_map_anem.vhd" "U3" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814019 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_inputs.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_inputs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_inputs " "Found entity 1: sopc_anemo_inputs" {  } { { "sopc_anemo_inputs.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_inputs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602814057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_inputs sopc_anemo:inst\|sopc_anemo_inputs:inputs " "Elaborating entity \"sopc_anemo_inputs\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_inputs:inputs\"" {  } { { "sopc_anemo.vhd" "inputs" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814060 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v 5 5 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_jtag_uart_0_sim_scfifo_w " "Found entity 1: sopc_anemo_jtag_uart_0_sim_scfifo_w" {  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814105 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_anemo_jtag_uart_0_scfifo_w " "Found entity 2: sopc_anemo_jtag_uart_0_scfifo_w" {  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814105 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_anemo_jtag_uart_0_sim_scfifo_r " "Found entity 3: sopc_anemo_jtag_uart_0_sim_scfifo_r" {  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814105 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_anemo_jtag_uart_0_scfifo_r " "Found entity 4: sopc_anemo_jtag_uart_0_scfifo_r" {  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814105 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_anemo_jtag_uart_0 " "Found entity 5: sopc_anemo_jtag_uart_0" {  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602814105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_jtag_uart_0 sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"sopc_anemo_jtag_uart_0\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\"" {  } { { "sopc_anemo.vhd" "jtag_uart_0" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_jtag_uart_0_scfifo_w sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w " "Elaborating entity \"sopc_anemo_jtag_uart_0_scfifo_w\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\"" {  } { { "sopc_anemo_jtag_uart_0.v" "the_sopc_anemo_jtag_uart_0_scfifo_w" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_anemo_jtag_uart_0.v" "wfifo" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602814510 ""}  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729602814510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602814883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602814883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_w:the_sopc_anemo_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_jtag_uart_0_scfifo_r sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_r:the_sopc_anemo_jtag_uart_0_scfifo_r " "Elaborating entity \"sopc_anemo_jtag_uart_0_scfifo_r\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|sopc_anemo_jtag_uart_0_scfifo_r:the_sopc_anemo_jtag_uart_0_scfifo_r\"" {  } { { "sopc_anemo_jtag_uart_0.v" "the_sopc_anemo_jtag_uart_0_scfifo_r" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602814902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sopc_anemo_jtag_uart_0.v" "sopc_anemo_jtag_uart_0_alt_jtag_atlantic" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815226 ""}  } { { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729602815226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_anemo_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815508 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_nios2_gen2_0 " "Found entity 1: sopc_anemo_nios2_gen2_0" {  } { { "sopc_anemo_nios2_gen2_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602815576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0 sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"sopc_anemo_nios2_gen2_0\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\"" {  } { { "sopc_anemo.vhd" "nios2_gen2_0" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v 21 21 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_anemo_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: sopc_anemo_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_anemo_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: sopc_anemo_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_anemo_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: sopc_anemo_nios2_gen2_0_cpu_nios2_oci" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_anemo_nios2_gen2_0_cpu " "Found entity 21: sopc_anemo_nios2_gen2_0_cpu" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602815647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\"" {  } { { "sopc_anemo_nios2_gen2_0.v" "cpu" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_test_bench.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_nios2_gen2_0_cpu_test_bench " "Found entity 1: sopc_anemo_nios2_gen2_0_cpu_test_bench" {  } { { "sopc_anemo_nios2_gen2_0_cpu_test_bench.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602815780 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602815780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_test_bench sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_test_bench:the_sopc_anemo_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_test_bench\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_test_bench:the_sopc_anemo_nios2_gen2_0_cpu_test_bench\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_test_bench" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "sopc_anemo_nios2_gen2_0_cpu_register_bank_a" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602815943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602815943 ""}  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729602815943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602816000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602816000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_a_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_register_bank_b_module sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_b_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_register_bank_b_module:sopc_anemo_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "sopc_anemo_nios2_gen2_0_cpu_register_bank_b" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816152 ""}  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729602816152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_break" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_td_mode sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_td_mode:sopc_anemo_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_dtrace\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_td_mode:sopc_anemo_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_pib" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_im" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg:the_sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg:the_sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816446 ""}  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729602816446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602816501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602816501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_anemo_nios2_gen2_0_cpu_nios2_ocimem\|sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_anemo_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816504 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602816560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602816560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602816607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602816607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_tck" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602816690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602816690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" "sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816788 ""}  } { { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729602816788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_anemo_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_anemo_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_onchip_memory2_0.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_onchip_memory2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_onchip_memory2_0 " "Found entity 1: sopc_anemo_onchip_memory2_0" {  } { { "sopc_anemo_onchip_memory2_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602816862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602816862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_onchip_memory2_0 sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"sopc_anemo_onchip_memory2_0\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\"" {  } { { "sopc_anemo.vhd" "onchip_memory2_0" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "sopc_anemo_onchip_memory2_0.v" "the_altsyncram" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "sopc_anemo_onchip_memory2_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_anemo_onchip_memory2_0.hex " "Parameter \"init_file\" = \"sopc_anemo_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729602816900 ""}  } { { "sopc_anemo_onchip_memory2_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729602816900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9eh1 " "Found entity 1: altsyncram_9eh1" {  } { { "db/altsyncram_9eh1.tdf" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/altsyncram_9eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602816955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602816955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9eh1 sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9eh1:auto_generated " "Elaborating entity \"altsyncram_9eh1\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602816957 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_outputs.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_outputs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_outputs " "Found entity 1: sopc_anemo_outputs" {  } { { "sopc_anemo_outputs.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_outputs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_outputs sopc_anemo:inst\|sopc_anemo_outputs:outputs " "Elaborating entity \"sopc_anemo_outputs\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_outputs:outputs\"" {  } { { "sopc_anemo.vhd" "outputs" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817161 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_sysid_qsys_0.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_sysid_qsys_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_sysid_qsys_0 " "Found entity 1: sopc_anemo_sysid_qsys_0" {  } { { "sopc_anemo_sysid_qsys_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_sysid_qsys_0 sopc_anemo:inst\|sopc_anemo_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"sopc_anemo_sysid_qsys_0\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_sysid_qsys_0:sysid_qsys_0\"" {  } { { "sopc_anemo.vhd" "sysid_qsys_0" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0 " "Found entity 1: sopc_anemo_mm_interconnect_0" {  } { { "sopc_anemo_mm_interconnect_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817270 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0 sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_anemo_mm_interconnect_0\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc_anemo.vhd" "mm_interconnect_0" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "altera_merlin_master_translator.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817482 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "altera_merlin_slave_translator.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817529 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_mesure_freq_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_mesure_freq_0_avalon_slave_0_translator\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "avalon_mesure_freq_0_avalon_slave_0_translator" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:outputs_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:outputs_s1_translator\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "outputs_s1_translator" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817618 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "altera_merlin_master_agent.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "altera_merlin_slave_agent.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817740 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "altera_merlin_burst_uncompressor.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817796 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "altera_avalon_sc_fifo.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_anemo_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_anemo_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_anemo_mm_interconnect_0_router.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729602817987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_anemo_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_anemo_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_anemo_mm_interconnect_0_router.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729602817988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router.sv 2 2 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_anemo_mm_interconnect_0_router_default_decode" {  } { { "sopc_anemo_mm_interconnect_0_router.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817993 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_anemo_mm_interconnect_0_router " "Found entity 2: sopc_anemo_mm_interconnect_0_router" {  } { { "sopc_anemo_mm_interconnect_0_router.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602817993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602817993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_router sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_router:router " "Elaborating entity \"sopc_anemo_mm_interconnect_0_router\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_router:router\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "router" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602817996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_router_default_decode sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_router:router\|sopc_anemo_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc_anemo_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_router:router\|sopc_anemo_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc_anemo_mm_interconnect_0_router.sv" "the_default_decode" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_anemo_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_anemo_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_anemo_mm_interconnect_0_router_002.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729602818058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_anemo_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_anemo_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_anemo_mm_interconnect_0_router_002.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729602818058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router_002.sv 2 2 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_anemo_mm_interconnect_0_router_002_default_decode" {  } { { "sopc_anemo_mm_interconnect_0_router_002.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818063 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_anemo_mm_interconnect_0_router_002 " "Found entity 2: sopc_anemo_mm_interconnect_0_router_002" {  } { { "sopc_anemo_mm_interconnect_0_router_002.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_router_002 sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc_anemo_mm_interconnect_0_router_002\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "router_002" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_router_002_default_decode sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_router_002:router_002\|sopc_anemo_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_anemo_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_router_002:router_002\|sopc_anemo_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc_anemo_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_demux.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_anemo_mm_interconnect_0_cmd_demux" {  } { { "sopc_anemo_mm_interconnect_0_cmd_demux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_cmd_demux sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc_anemo_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "cmd_demux" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818176 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_anemo_mm_interconnect_0_cmd_mux" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_cmd_mux sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc_anemo_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "cmd_mux" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Using design file sopc_anemo/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "altera_merlin_arbitrator.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818295 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "altera_merlin_arbitrator.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "arb" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_rsp_demux.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_rsp_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_anemo_mm_interconnect_0_rsp_demux" {  } { { "sopc_anemo_mm_interconnect_0_rsp_demux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818438 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_rsp_demux sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc_anemo_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "rsp_demux" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_rsp_mux.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_rsp_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_anemo_mm_interconnect_0_rsp_mux" {  } { { "sopc_anemo_mm_interconnect_0_rsp_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_rsp_mux sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc_anemo_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "rsp_mux" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_anemo_mm_interconnect_0_rsp_mux.sv" "arb" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_avalon_st_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_anemo_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc_anemo_mm_interconnect_0_avalon_st_adapter.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_avalon_st_adapter sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_anemo_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc_anemo_mm_interconnect_0.v" "avalon_st_adapter" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc_anemo_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818675 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/sopc_anemo_irq_mapper.sv 1 1 " "Using design file sopc_anemo/synthesis/submodules/sopc_anemo_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_anemo_irq_mapper " "Found entity 1: sopc_anemo_irq_mapper" {  } { { "sopc_anemo_irq_mapper.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_anemo_irq_mapper sopc_anemo:inst\|sopc_anemo_irq_mapper:irq_mapper " "Elaborating entity \"sopc_anemo_irq_mapper\" for hierarchy \"sopc_anemo:inst\|sopc_anemo_irq_mapper:irq_mapper\"" {  } { { "sopc_anemo.vhd" "irq_mapper" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc_anemo:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc_anemo:inst\|altera_reset_controller:rst_controller\"" {  } { { "sopc_anemo.vhd" "rst_controller" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/sopc_anemo.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sopc_anemo/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file sopc_anemo/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602818880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729602818880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_anemo:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_anemo:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_anemo:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_anemo:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602818896 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729602819799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.22.15:13:43 Progress: Loading sld0f553f48/alt_sld_fab_wrapper_hw.tcl " "2024.10.22.15:13:43 Progress: Loading sld0f553f48/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602823149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602825497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602825620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602828367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602828466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602828569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602828705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602828723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602828723 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729602829422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f553f48/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f553f48/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0f553f48/alt_sld_fab.v" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/ip/sld0f553f48/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602829645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602829645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602829736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602829736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602829762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602829762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602829824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602829824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602829907 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602829907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602829907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/db/ip/sld0f553f48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602829971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602829971 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729602832784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[5\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[4\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[1\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[0\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[3\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[2\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[9\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[7\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[6\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729602832880 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729602832880 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 398 -1 0 } } { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "sopc_anemo_jtag_uart_0.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_jtag_uart_0.v" 352 -1 0 } } { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "altera_merlin_arbitrator.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "altera_reset_synchronizer.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729602832886 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729602832886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602833791 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\|compteur\[31\] Low " "Register sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\|compteur\[31\] will power up to Low" {  } { { "diviseur.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/diviseur.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1729602833902 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1729602833902 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729602834940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/Fonction1_Vitesse_anememtre.map.smsg " "Generated suppressed messages file C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/Fonction1_Vitesse_anememtre.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602835180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729602836155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602836155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2251 " "Implemented 2251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729602836418 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729602836418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2100 " "Implemented 2100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729602836418 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729602836418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729602836418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729602836461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 15:13:56 2024 " "Processing ended: Tue Oct 22 15:13:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729602836461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729602836461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729602836461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602836461 ""}
