INFO: [VRFC 10-163] Analyzing VHDL file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.ip_user_files/bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_proc_sys_reset_0_0
