hclk_max	,	V_11
olddiv	,	V_23
s3c2412_cpufreq_calcdivs	,	F_1
p_divisor	,	V_20
"%s: want f=%lu, arm=%lu, h=%lu, p=%lu\n"	,	L_2
pclk	,	V_15
"%s: pdiv %d\n"	,	L_4
S3C2412_CLKDIVN_PDIVN	,	V_27
hclk	,	V_7
"fclk"	,	L_10
pdiv	,	V_4
clk_put	,	F_14
hdiv	,	V_3
err_xtal	,	V_42
xtal	,	V_41
dvs	,	V_6
sysdev_driver_register	,	F_16
"hclk"	,	L_8
"xtal"	,	L_15
divs	,	V_16
clk_set_parent	,	F_6
clk_get_rate	,	F_12
sysdev	,	V_33
"%s: armclk %lu, hclk %lu, armdiv %d, hdiv %d, dvs %d\n"	,	L_3
__func__	,	V_14
S3C2412_CLKDIVN_ARMDIVN	,	V_25
invalid	,	V_18
armclk	,	V_9
clkdiv	,	V_22
fclk_rate	,	V_34
KERN_INFO	,	V_38
err_fclk	,	V_37
freq	,	V_12
printk	,	F_11
err_armclk	,	V_40
armdiv	,	V_5
s3c_cpufreq_register	,	F_13
s3c2412_sysclass	,	V_43
S3C2410_CLKDIVN	,	V_24
"%s: fclk %ld MHz, assuming 266MHz capable part\n"	,	L_12
s3c2412_cpufreq_add	,	F_8
sys_device	,	V_32
fclk	,	V_8
s3c2412_cpufreq_setdivs	,	F_3
s3c_cpufreq_board	,	V_28
"%s: cannot find xtal clock\n"	,	L_16
__raw_writel	,	F_5
s3c_cpufreq_config	,	V_1
s3c2412_cpufreq_info	,	V_39
S3C2412_REFRESH	,	V_31
__raw_readl	,	F_4
clk_get	,	F_9
"%s: div %08lx =&gt; %08lx\n"	,	L_5
"%s: refresh %u ns, hclk %lu\n"	,	L_6
arm_divisor	,	V_17
"armclk"	,	L_13
"%s: fclk=%lu, armclk=%lu, hclk_max=%lu\n"	,	L_1
cfg	,	V_2
max	,	V_13
s3c2412_cpufreq_driver	,	V_44
"%s: cannot find arm clock\n"	,	L_14
s3c2412_cpufreq_setrefresh	,	F_7
refresh	,	V_30
ENOENT	,	V_36
armdiv_clk	,	V_10
S3C2412_CLKDIVN_HDIVN_MASK	,	V_26
h_divisor	,	V_19
EINVAL	,	V_21
"%s: cannot find fclk clock\n"	,	L_11
"%s: cannot find hclk clock\n"	,	L_9
KERN_ERR	,	V_35
s3c2412_cpufreq_init	,	F_15
"%s: setting refresh 0x%08lx\n"	,	L_7
s3c_freq_dbg	,	F_2
board	,	V_29
IS_ERR	,	F_10
