# Verilog
![image](https://github.com/user-attachments/assets/f0ef83bb-f136-406c-9509-ab09a33ea217)


This is collection of some of many verilog design code with testbenches \
Click on [Project](Projects) 
![image](https://github.com/user-attachments/assets/2b2b618e-1308-4ddf-8b0a-2d12fb73c01e)
