
*** Running vivado
    with args -log implement_clocks.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source implement_clocks.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source implement_clocks.tcl -notrace
Command: synth_design -top implement_clocks -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54708 
WARNING: [Synth 8-2539] port LED must not be declared to be an array [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:8]
WARNING: [Synth 8-2611] redeclaration of ansi port d1 is not allowed [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:219]
WARNING: [Synth 8-2611] redeclaration of ansi port d10 is not allowed [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:219]
WARNING: [Synth 8-2611] redeclaration of ansi port d100 is not allowed [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:219]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 721.910 ; gain = 182.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'implement_clocks' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:5]
INFO: [Synth 8-6157] synthesizing module 'create_1KHZ_clock' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:190]
INFO: [Synth 8-6155] done synthesizing module 'create_1KHZ_clock' (1#1) [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:190]
INFO: [Synth 8-6157] synthesizing module 'create_1_hz_counter' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:59]
INFO: [Synth 8-6155] done synthesizing module 'create_1_hz_counter' (2#1) [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:59]
INFO: [Synth 8-6157] synthesizing module 'get_base10_digits' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:212]
INFO: [Synth 8-6155] done synthesizing module 'get_base10_digits' (3#1) [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:212]
WARNING: [Synth 8-689] width (16) of port connection 'in_num' does not match port width (8) of module 'get_base10_digits' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:34]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:38]
INFO: [Synth 8-6157] synthesizing module 'write_17' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:113]
INFO: [Synth 8-6157] synthesizing module 'digitCode' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:75]
INFO: [Synth 8-6155] done synthesizing module 'digitCode' (4#1) [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:75]
INFO: [Synth 8-6155] done synthesizing module 'write_17' (5#1) [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:113]
WARNING: [Synth 8-7023] instance 'w' of module 'write_17' has 11 connections declared, but only 9 given [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:38]
WARNING: [Synth 8-3848] Net AN in module/entity implement_clocks does not have driver. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:9]
WARNING: [Synth 8-3848] Net CAs in module/entity implement_clocks does not have driver. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'implement_clocks' (6#1) [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:5]
WARNING: [Synth 8-3331] design get_base10_digits has unconnected port CLK
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[7]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[6]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[5]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[4]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[3]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[2]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[1]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[0]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CA
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CB
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CC
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CD
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CE
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CF
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CG
WARNING: [Synth 8-3331] design implement_clocks has unconnected port DP
WARNING: [Synth 8-3331] design implement_clocks has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 759.207 ; gain = 220.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 759.207 ; gain = 220.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 759.207 ; gain = 220.270
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.srcs/constrs_1/imports/332_Proj/lab1_nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/implement_clocks_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/implement_clocks_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 882.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 882.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 882.922 ; gain = 343.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 882.922 ; gain = 343.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 882.922 ; gain = 343.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 882.922 ; gain = 343.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module create_1KHZ_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module create_1_hz_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module write_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[7]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[6]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[5]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[4]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[3]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[2]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[1]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port AN[0]
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CA
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CB
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CC
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CD
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CE
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CF
WARNING: [Synth 8-3331] design implement_clocks has unconnected port CG
WARNING: [Synth 8-3331] design implement_clocks has unconnected port DP
WARNING: [Synth 8-3331] design implement_clocks has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 882.922 ; gain = 343.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 882.922 ; gain = 343.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 916.793 ; gain = 377.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 916.793 ; gain = 377.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 921.570 ; gain = 382.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 921.570 ; gain = 382.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 921.570 ; gain = 382.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 921.570 ; gain = 382.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 921.570 ; gain = 382.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 921.570 ; gain = 382.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT4   |    14|
|6     |LUT5   |     4|
|7     |LUT6   |     1|
|8     |FDRE   |    80|
|9     |IBUF   |     2|
|10    |OBUF   |    16|
|11    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------+------+
|      |Instance         |Module              |Cells |
+------+-----------------+--------------------+------+
|1     |top              |                    |   157|
|2     |  nolabel_line29 |create_1_hz_counter |   122|
+------+-----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 921.570 ; gain = 382.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 921.570 ; gain = 258.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 921.570 ; gain = 382.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 935.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 58 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 935.211 ; gain = 645.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 935.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab8/new/332_Proj/lab1/lab1.runs/synth_1/implement_clocks.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file implement_clocks_utilization_synth.rpt -pb implement_clocks_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 18:24:04 2019...
