# Reading T:/fpga/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do xcm1_de0cv_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying T:/fpga/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib xcm_clk_pll
# ** Warning: (vlib-34) Library already exists at "xcm_clk_pll".
# vmap xcm_clk_pll xcm_clk_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xcm_clk_pll xcm_clk_pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work xcm_clk_pll +incdir+T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/submodules {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/submodules/xcm_clk_pll_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:06 on Jul 22,2017
# vlog -reportprogress 300 -vlog01compat -work xcm_clk_pll "+incdir+T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/submodules" T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/submodules/xcm_clk_pll_pll_0.v 
# -- Compiling module xcm_clk_pll_pll_0
# 
# Top level modules:
# 	xcm_clk_pll_pll_0
# End time: 01:30:06 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib vga_pll
# ** Warning: (vlib-34) Library already exists at "vga_pll".
# vmap vga_pll vga_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap vga_pll vga_pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work vga_pll +incdir+T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules/vga_pll_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vlog -reportprogress 300 -vlog01compat -work vga_pll "+incdir+T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules" T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules/vga_pll_pll_0.v 
# -- Compiling module vga_pll_pll_0
# 
# Top level modules:
# 	vga_pll_pll_0
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/xcm_clk_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work work T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/xcm_clk_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity xcm_clk_pll
# -- Compiling architecture rtl of xcm_clk_pll
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/xcm_clk_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work work T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/xcm_clk_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity xcm_clk_pll
# -- Compiling architecture rtl of xcm_clk_pll
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work vga_pll {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/vga_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work vga_pll T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/vga_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vga_pll
# -- Compiling architecture rtl of vga_pll
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMMain.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work work T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMMain.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package XCMGlobals
# -- Loading package XCMGlobals
# -- Compiling entity XCMMain
# -- Compiling architecture main of XCMMain
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/VGAController.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work work T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/VGAController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package XCMGlobals
# -- Compiling entity VGAController
# -- Compiling architecture main of VGAController
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMIRCodes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work work T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMIRCodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package XCMGlobals
# -- Compiling package XCMIRCodes
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/ROMImage.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work work T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/ROMImage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package XCMGlobals
# -- Loading package XCMIRCodes
# -- Compiling package ROMImage
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMCPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work work T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package XCMGlobals
# -- Loading package XCMIRCodes
# -- Compiling entity XCMCPU
# -- Compiling architecture main of XCMCPU
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMROM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:07 on Jul 22,2017
# vcom -reportprogress 300 -2008 -work work T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package XCMGlobals
# -- Loading package XCMIRCodes
# -- Loading package ROMImage
# -- Compiling entity XCMROM
# ** Warning: T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMROM.vhd(27): (vcom-1283) Cannot reference file "FileHandle" inside pure function "ReadROMFile".
# ** Warning: T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMROM.vhd(28): (vcom-1283) Cannot reference file "FileHandle" inside pure function "ReadROMFile".
# ** Warning: T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMROM.vhd(29): (vcom-1283) Cannot reference file "FileHandle" inside pure function "ReadROMFile".
# -- Compiling architecture main of XCMROM
# End time: 01:30:07 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode in -language vhdl /xcmmain/CLOCK2_50
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# xcmmain
wave create -pattern none -portmode in -language vhdl /xcmmain/CLOCK_DEBUG
# xcmmain
wave create -pattern none -portmode out -language vhdl /xcmmain/VGA_HS
# xcmmain
wave create -pattern none -portmode out -language vhdl /xcmmain/VGA_VS
# xcmmain
wave create -pattern none -portmode out -language vhdl -range 3 0 /xcmmain/VGA_R
# xcmmain
wave create -pattern none -portmode out -language vhdl -range 3 0 /xcmmain/VGA_G
# xcmmain
wave create -pattern none -portmode out -language vhdl -range 3 0 /xcmmain/VGA_B
# xcmmain
wave create -pattern none -portmode in -language vhdl -range 3 0 /xcmmain/KEY
# xcmmain
vsim work.xcmmain
# vsim work.xcmmain 
# Start time: 01:30:21 on Jul 22,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.xcmglobals
# Loading work.xcmmain(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vgacontroller(main)
# ** Warning: (vsim-3473) Component instance "C_VGA_PLL : vga_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /xcmmain File: T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/XCMMain.vhd
# Loading work.xcm_clk_pll(rtl)
# ** Warning: (vsim-3473) Component instance "pll_0 : xcm_clk_pll_pll_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /xcmmain/C_XCM_PLL File: T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/xcm_clk_pll/synthesis/xcm_clk_pll.vhd
# Loading work.xcmircodes
# Loading work.romimage
# Loading work.xcmrom(main)
# Loading work.xcmcpu(main)
# ** Warning: (vsim-8684) No drivers exist on out port /xcmmain/C_XCM_PLL/xcm_clk_pll_out_clk, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /xcmmain/XCMCLK.
wave modify -driver freeze -pattern clock -initialvalue 0 -period 10ps -dutycycle 50 -starttime 0ps -endtime 1000ps NewSig:/xcmmain/clock_debug
# xcmmain
run -all
add wave -position end  sim:/xcmmain/VGAWritePixel
add wave -position end  sim:/xcmmain/VGAPixelValue
add wave -position end  sim:/xcmmain/VGAPixelX
add wave -position end  sim:/xcmmain/VGAPixelY
add wave -position end  sim:/xcmmain/ROMIRData
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode in -language vhdl /xcmmain/CLOCK2_50
# xcmmain
wave create -pattern none -portmode in -language vhdl /xcmmain/CLOCK_DEBUG
# xcmmain
wave create -pattern none -portmode out -language vhdl /xcmmain/VGA_HS
# xcmmain
wave create -pattern none -portmode out -language vhdl /xcmmain/VGA_VS
# xcmmain
wave create -pattern none -portmode out -language vhdl -range 3 0 /xcmmain/VGA_R
# xcmmain
wave create -pattern none -portmode out -language vhdl -range 3 0 /xcmmain/VGA_G
# xcmmain
wave create -pattern none -portmode out -language vhdl -range 3 0 /xcmmain/VGA_B
# xcmmain
wave create -pattern none -portmode in -language vhdl -range 3 0 /xcmmain/KEY
# xcmmain
wave modify -driver freeze -pattern clock -initialvalue 0 -period 10ps -dutycycle 50 -starttime 0ps -endtime 1000ps Edit:/xcmmain/CLOCK_DEBUG
# xcmmain
run -all
add wave -position end  sim:/xcmmain/VGAWritePixel
add wave -position end  sim:/xcmmain/VGAPixelValue
add wave -position end  sim:/xcmmain/VGAPixelX
add wave -position end  sim:/xcmmain/VGAPixelY
add wave -position end  sim:/xcmmain/ROMIRData
add wave -position end  sim:/xcmmain/ROMIRAddr
run -all
add wave -position end  sim:/xcmmain/ROMIRAddr
add wave -position end  sim:/xcmmain/ROMIRAddr
add wave -position insertpoint  \
sim:/xcmmain/ROMIRAddr
run -all
# End time: 01:37:34 on Jul 22,2017, Elapsed time: 0:07:13
# Errors: 0, Warnings: 3
