
<div align="center">
  
![header](https://capsule-render.vercel.app/api?type=Soft&text=RAINLEAF&color=000000&fontColor=ffffff&fontSize=30)
 <br/>
 <br/>
 ####  ğŸ–ï¸ About me ğŸ–ï¸
 Hi, I'm Analog circuit desingner. I'm studying Verilog HDL and C language as a hobby.
 <br/>
 ####  ğŸ“Œ Purpose of this GitHub ğŸ“Œ
 <br/>
  Leave a trace of studying Verilog and C for one day or more.
  <br/>
![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=rainleaf98&show_icons=true&theme=dark)
</div>
