-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\mandelbrot_fpga\mandelbroot_pipeline.vhd
-- Created: 2019-10-07 19:53:20
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: mandelbroot_pipeline
-- Source Path: mandelbrot_fpga/mandelbrot_top/mandelbrot_core/mandelbroot_pipeline
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.mandelbrot_top_pkg.ALL;

ENTITY mandelbroot_pipeline IS
  PORT( i_clk                             :   IN    std_logic;
        i_reset_n                         :   IN    std_logic;
        c_re                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        c_im                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        result                            :   OUT   std_logic_vector(6 DOWNTO 0)  -- ufix7
        );
END mandelbroot_pipeline;


ARCHITECTURE rtl OF mandelbroot_pipeline IS

  -- Component Declarations
  COMPONENT mandelbroot_array
    PORT( stop_in                         :   IN    std_logic;
          z_in_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          z_in_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          c_in_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          c_in_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          i_in                            :   IN    std_logic_vector(6 DOWNTO 0);  -- ufix7
          stop_out                        :   OUT   std_logic;
          z_out_re                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          z_out_im                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          c_out_re                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          c_out_im                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          i_out                           :   OUT   std_logic_vector(6 DOWNTO 0)  -- ufix7
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : mandelbroot_array
    USE ENTITY work.mandelbroot_array(rtl);

  -- Signals
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL Constant2_out1                   : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL Data_Type_Conversion2_out1_0_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_0_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_0_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_0_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Switch_out1_0                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_127                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_126                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_125                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_124                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_123                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_122                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_121                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_120                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_119                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_118                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_117                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_116                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_115                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_114                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_113                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_112                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_111                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_110                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_109                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_108                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_107                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_106                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_105                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_104                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_103                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_102                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_101                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_100                  : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_99                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_98                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_97                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_96                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_95                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_94                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_93                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_92                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_91                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_90                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_89                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_88                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_87                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_86                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_85                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_84                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_83                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_82                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_81                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_80                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_79                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_78                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_77                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_76                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_75                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_74                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_73                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_72                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_71                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_70                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_69                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_68                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_67                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_66                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_65                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_64                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_63                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_62                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_61                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_60                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_59                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_58                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_57                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_56                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_55                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_54                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_53                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_52                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_51                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_50                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_49                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_48                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_47                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_46                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_45                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_44                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_43                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_42                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_41                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_40                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_39                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_38                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_37                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_36                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_35                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_34                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_33                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_32                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_31                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_30                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_29                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_28                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_27                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_26                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_25                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_24                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_23                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_22                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_21                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_20                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_19                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_18                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_17                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_16                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_15                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_14                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_13                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_12                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_11                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_10                   : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_9                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_8                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_7                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_6                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_5                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_4                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_3                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Switch_out1_2                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL Delay2_out1                      : vector_of_unsigned7(0 TO 127);  -- ufix7 [128]
  SIGNAL Delay3_out1_im                   : vector_of_signed18(0 TO 127);  -- sfix18_En15 [128]
  SIGNAL Delay3_out1_re                   : vector_of_signed18(0 TO 127);  -- sfix18_En15 [128]
  SIGNAL Delay1_out1_im                   : vector_of_signed18(0 TO 127);  -- sfix18_En15 [128]
  SIGNAL Delay1_out1_re                   : vector_of_signed18(0 TO 127);  -- sfix18_En15 [128]
  SIGNAL Data_Type_Conversion2_out1_127_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_126_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_125_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_124_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_123_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_122_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_121_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_120_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_119_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_118_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_117_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_116_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_115_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_114_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_113_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_112_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_111_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_110_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_109_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_108_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_107_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_106_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_105_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_104_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_103_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_102_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_101_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_100_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_99_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_98_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_97_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_96_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_95_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_94_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_93_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_92_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_91_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_90_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_89_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_88_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_87_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_86_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_85_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_84_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_83_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_82_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_81_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_80_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_79_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_78_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_77_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_76_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_75_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_74_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_73_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_72_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_71_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_70_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_69_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_68_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_67_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_66_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_65_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_64_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_63_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_62_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_61_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_60_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_59_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_58_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_57_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_56_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_55_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_54_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_53_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_52_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_51_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_50_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_49_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_48_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_47_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_46_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_45_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_44_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_43_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_42_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_41_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_40_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_39_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_38_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_37_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_36_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_35_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_34_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_33_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_32_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_31_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_30_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_29_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_28_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_27_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_26_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_25_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_24_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_23_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_22_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_21_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_20_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_19_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_18_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_17_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_16_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_15_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_14_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_13_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_12_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_11_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_10_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_9_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_8_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_7_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_6_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_5_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_4_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_3_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_2_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_1_im  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL mandelbroot_array_out2_im        : vector_of_signed18(0 TO 127);  -- sfix18_En15 [128]
  SIGNAL Data_Type_Conversion2_out1_127_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_126_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_125_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_124_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_123_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_122_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_121_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_120_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_119_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_118_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_117_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_116_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_115_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_114_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_113_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_112_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_111_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_110_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_109_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_108_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_107_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_106_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_105_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_104_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_103_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_102_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_101_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_100_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_99_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_98_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_97_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_96_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_95_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_94_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_93_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_92_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_91_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_90_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_89_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_88_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_87_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_86_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_85_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_84_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_83_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_82_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_81_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_80_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_79_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_78_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_77_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_76_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_75_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_74_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_73_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_72_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_71_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_70_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_69_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_68_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_67_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_66_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_65_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_64_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_63_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_62_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_61_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_60_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_59_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_58_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_57_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_56_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_55_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_54_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_53_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_52_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_51_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_50_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_49_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_48_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_47_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_46_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_45_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_44_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_43_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_42_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_41_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_40_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_39_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_38_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_37_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_36_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_35_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_34_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_33_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_32_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_31_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_30_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_29_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_28_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_27_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_26_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_25_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_24_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_23_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_22_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_21_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_20_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_19_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_18_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_17_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_16_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_15_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_14_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_13_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_12_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_11_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_10_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_9_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_8_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_7_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_6_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_5_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_4_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_127_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_126_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_125_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_124_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_123_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_122_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_121_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_120_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_119_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_118_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_117_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_116_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_115_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_114_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_113_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_112_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_111_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_110_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_109_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_108_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_107_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_106_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_105_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_104_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_103_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_102_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_101_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_100_im                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_99_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_98_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_97_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_96_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_95_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_94_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_93_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_92_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_91_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_90_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_89_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_88_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_87_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_86_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_85_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_84_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_83_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_82_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_81_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_80_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_79_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_78_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_77_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_76_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_75_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_74_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_73_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_72_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_71_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_70_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_69_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_68_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_67_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_66_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_65_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_64_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_63_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_62_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_61_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_60_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_59_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_58_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_57_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_56_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_55_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_54_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_53_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_52_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_51_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_50_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_49_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_48_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_47_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_46_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_45_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_44_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_43_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_42_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_41_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_40_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_39_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_38_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_37_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_36_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_35_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_34_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_33_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_32_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_31_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_30_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_29_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_28_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_27_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_26_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_25_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_24_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_23_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_22_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_21_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_20_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_19_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_18_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_17_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_16_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_15_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_14_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_13_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_12_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_11_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_10_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_9_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_8_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_7_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_6_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_5_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_4_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_3_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_2_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_1_im                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL mandelbroot_array_out3_im        : vector_of_signed18(0 TO 127);  -- sfix18_En15 [128]
  SIGNAL Delay_out1                       : std_logic_vector(0 TO 127);  -- boolean [128]
  SIGNAL c_in_127_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_126_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_125_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_124_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_123_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_122_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_121_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_120_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_119_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_118_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_117_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_116_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_115_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_114_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_113_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_112_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_111_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_110_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_109_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_108_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_107_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_106_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_105_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_104_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_103_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_102_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_101_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_100_re                      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_99_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_98_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_97_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_96_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_95_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_94_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_93_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_92_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_91_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_90_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_89_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_88_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_87_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_86_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_85_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_84_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_83_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_82_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_81_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_80_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_79_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_78_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_77_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_76_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_75_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_74_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_73_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_72_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_71_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_70_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_69_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_68_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_67_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_66_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_65_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_64_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_63_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_62_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_61_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_60_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_59_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_58_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_57_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_56_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_55_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_54_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_53_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_52_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_51_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_50_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_49_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_48_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_47_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_46_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_45_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_44_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_43_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_42_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_41_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_40_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_39_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_38_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_37_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_36_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_35_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_34_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_33_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_32_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_31_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_30_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_29_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_28_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_27_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_26_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_25_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_24_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_23_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_22_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_21_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_20_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_19_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_18_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_17_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_16_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_15_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_14_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_13_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_12_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_11_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_10_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_9_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_8_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_7_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_6_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_5_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_4_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_3_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_2_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL c_in_1_re                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL mandelbroot_array_out3_re        : vector_of_signed18(0 TO 127);  -- sfix18_En15 [128]
  SIGNAL Data_Type_Conversion2_out1_3_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_2_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion2_out1_1_re  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL mandelbroot_array_out2_re        : vector_of_signed18(0 TO 127);  -- sfix18_En15 [128]
  SIGNAL mandelbroot_array_out1           : std_logic_vector(0 TO 127);  -- boolean [128]
  SIGNAL Switch_out1_1                    : std_logic_vector(6 DOWNTO 0);  -- ufix7
  SIGNAL mandelbroot_array_out4           : vector_of_unsigned7(0 TO 127);  -- ufix7 [128]

BEGIN
  u_mandelbroot_array_instance1 : mandelbroot_array
    PORT MAP( stop_in => Constant_out1,
              z_in_re => c_re,  -- sfix18_En15
              z_in_im => c_im,  -- sfix18_En15
              c_in_re => c_re,  -- sfix18_En15
              c_in_im => c_im,  -- sfix18_En15
              i_in => std_logic_vector(Constant2_out1),  -- ufix7
              stop_out => mandelbroot_array_out1(0),
              z_out_re => Data_Type_Conversion2_out1_0_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_0_im,  -- sfix18_En15
              c_out_re => c_in_0_re,  -- sfix18_En15
              c_out_im => c_in_0_im,  -- sfix18_En15
              i_out => Switch_out1_0  -- ufix7
              );

  u_mandelbroot_array_instance128 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(126),
              z_in_re => std_logic_vector(Delay1_out1_re(126)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(126)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(126)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(126)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(126)),  -- ufix7
              stop_out => mandelbroot_array_out1(127),
              z_out_re => Data_Type_Conversion2_out1_127_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_127_im,  -- sfix18_En15
              c_out_re => c_in_127_re,  -- sfix18_En15
              c_out_im => c_in_127_im,  -- sfix18_En15
              i_out => Switch_out1_127  -- ufix7
              );

  u_mandelbroot_array_instance127 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(125),
              z_in_re => std_logic_vector(Delay1_out1_re(125)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(125)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(125)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(125)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(125)),  -- ufix7
              stop_out => mandelbroot_array_out1(126),
              z_out_re => Data_Type_Conversion2_out1_126_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_126_im,  -- sfix18_En15
              c_out_re => c_in_126_re,  -- sfix18_En15
              c_out_im => c_in_126_im,  -- sfix18_En15
              i_out => Switch_out1_126  -- ufix7
              );

  u_mandelbroot_array_instance126 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(124),
              z_in_re => std_logic_vector(Delay1_out1_re(124)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(124)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(124)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(124)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(124)),  -- ufix7
              stop_out => mandelbroot_array_out1(125),
              z_out_re => Data_Type_Conversion2_out1_125_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_125_im,  -- sfix18_En15
              c_out_re => c_in_125_re,  -- sfix18_En15
              c_out_im => c_in_125_im,  -- sfix18_En15
              i_out => Switch_out1_125  -- ufix7
              );

  u_mandelbroot_array_instance125 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(123),
              z_in_re => std_logic_vector(Delay1_out1_re(123)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(123)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(123)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(123)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(123)),  -- ufix7
              stop_out => mandelbroot_array_out1(124),
              z_out_re => Data_Type_Conversion2_out1_124_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_124_im,  -- sfix18_En15
              c_out_re => c_in_124_re,  -- sfix18_En15
              c_out_im => c_in_124_im,  -- sfix18_En15
              i_out => Switch_out1_124  -- ufix7
              );

  u_mandelbroot_array_instance124 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(122),
              z_in_re => std_logic_vector(Delay1_out1_re(122)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(122)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(122)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(122)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(122)),  -- ufix7
              stop_out => mandelbroot_array_out1(123),
              z_out_re => Data_Type_Conversion2_out1_123_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_123_im,  -- sfix18_En15
              c_out_re => c_in_123_re,  -- sfix18_En15
              c_out_im => c_in_123_im,  -- sfix18_En15
              i_out => Switch_out1_123  -- ufix7
              );

  u_mandelbroot_array_instance123 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(121),
              z_in_re => std_logic_vector(Delay1_out1_re(121)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(121)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(121)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(121)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(121)),  -- ufix7
              stop_out => mandelbroot_array_out1(122),
              z_out_re => Data_Type_Conversion2_out1_122_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_122_im,  -- sfix18_En15
              c_out_re => c_in_122_re,  -- sfix18_En15
              c_out_im => c_in_122_im,  -- sfix18_En15
              i_out => Switch_out1_122  -- ufix7
              );

  u_mandelbroot_array_instance122 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(120),
              z_in_re => std_logic_vector(Delay1_out1_re(120)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(120)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(120)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(120)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(120)),  -- ufix7
              stop_out => mandelbroot_array_out1(121),
              z_out_re => Data_Type_Conversion2_out1_121_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_121_im,  -- sfix18_En15
              c_out_re => c_in_121_re,  -- sfix18_En15
              c_out_im => c_in_121_im,  -- sfix18_En15
              i_out => Switch_out1_121  -- ufix7
              );

  u_mandelbroot_array_instance121 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(119),
              z_in_re => std_logic_vector(Delay1_out1_re(119)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(119)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(119)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(119)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(119)),  -- ufix7
              stop_out => mandelbroot_array_out1(120),
              z_out_re => Data_Type_Conversion2_out1_120_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_120_im,  -- sfix18_En15
              c_out_re => c_in_120_re,  -- sfix18_En15
              c_out_im => c_in_120_im,  -- sfix18_En15
              i_out => Switch_out1_120  -- ufix7
              );

  u_mandelbroot_array_instance120 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(118),
              z_in_re => std_logic_vector(Delay1_out1_re(118)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(118)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(118)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(118)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(118)),  -- ufix7
              stop_out => mandelbroot_array_out1(119),
              z_out_re => Data_Type_Conversion2_out1_119_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_119_im,  -- sfix18_En15
              c_out_re => c_in_119_re,  -- sfix18_En15
              c_out_im => c_in_119_im,  -- sfix18_En15
              i_out => Switch_out1_119  -- ufix7
              );

  u_mandelbroot_array_instance119 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(117),
              z_in_re => std_logic_vector(Delay1_out1_re(117)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(117)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(117)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(117)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(117)),  -- ufix7
              stop_out => mandelbroot_array_out1(118),
              z_out_re => Data_Type_Conversion2_out1_118_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_118_im,  -- sfix18_En15
              c_out_re => c_in_118_re,  -- sfix18_En15
              c_out_im => c_in_118_im,  -- sfix18_En15
              i_out => Switch_out1_118  -- ufix7
              );

  u_mandelbroot_array_instance118 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(116),
              z_in_re => std_logic_vector(Delay1_out1_re(116)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(116)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(116)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(116)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(116)),  -- ufix7
              stop_out => mandelbroot_array_out1(117),
              z_out_re => Data_Type_Conversion2_out1_117_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_117_im,  -- sfix18_En15
              c_out_re => c_in_117_re,  -- sfix18_En15
              c_out_im => c_in_117_im,  -- sfix18_En15
              i_out => Switch_out1_117  -- ufix7
              );

  u_mandelbroot_array_instance117 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(115),
              z_in_re => std_logic_vector(Delay1_out1_re(115)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(115)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(115)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(115)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(115)),  -- ufix7
              stop_out => mandelbroot_array_out1(116),
              z_out_re => Data_Type_Conversion2_out1_116_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_116_im,  -- sfix18_En15
              c_out_re => c_in_116_re,  -- sfix18_En15
              c_out_im => c_in_116_im,  -- sfix18_En15
              i_out => Switch_out1_116  -- ufix7
              );

  u_mandelbroot_array_instance116 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(114),
              z_in_re => std_logic_vector(Delay1_out1_re(114)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(114)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(114)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(114)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(114)),  -- ufix7
              stop_out => mandelbroot_array_out1(115),
              z_out_re => Data_Type_Conversion2_out1_115_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_115_im,  -- sfix18_En15
              c_out_re => c_in_115_re,  -- sfix18_En15
              c_out_im => c_in_115_im,  -- sfix18_En15
              i_out => Switch_out1_115  -- ufix7
              );

  u_mandelbroot_array_instance115 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(113),
              z_in_re => std_logic_vector(Delay1_out1_re(113)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(113)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(113)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(113)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(113)),  -- ufix7
              stop_out => mandelbroot_array_out1(114),
              z_out_re => Data_Type_Conversion2_out1_114_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_114_im,  -- sfix18_En15
              c_out_re => c_in_114_re,  -- sfix18_En15
              c_out_im => c_in_114_im,  -- sfix18_En15
              i_out => Switch_out1_114  -- ufix7
              );

  u_mandelbroot_array_instance114 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(112),
              z_in_re => std_logic_vector(Delay1_out1_re(112)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(112)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(112)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(112)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(112)),  -- ufix7
              stop_out => mandelbroot_array_out1(113),
              z_out_re => Data_Type_Conversion2_out1_113_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_113_im,  -- sfix18_En15
              c_out_re => c_in_113_re,  -- sfix18_En15
              c_out_im => c_in_113_im,  -- sfix18_En15
              i_out => Switch_out1_113  -- ufix7
              );

  u_mandelbroot_array_instance113 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(111),
              z_in_re => std_logic_vector(Delay1_out1_re(111)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(111)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(111)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(111)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(111)),  -- ufix7
              stop_out => mandelbroot_array_out1(112),
              z_out_re => Data_Type_Conversion2_out1_112_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_112_im,  -- sfix18_En15
              c_out_re => c_in_112_re,  -- sfix18_En15
              c_out_im => c_in_112_im,  -- sfix18_En15
              i_out => Switch_out1_112  -- ufix7
              );

  u_mandelbroot_array_instance112 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(110),
              z_in_re => std_logic_vector(Delay1_out1_re(110)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(110)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(110)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(110)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(110)),  -- ufix7
              stop_out => mandelbroot_array_out1(111),
              z_out_re => Data_Type_Conversion2_out1_111_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_111_im,  -- sfix18_En15
              c_out_re => c_in_111_re,  -- sfix18_En15
              c_out_im => c_in_111_im,  -- sfix18_En15
              i_out => Switch_out1_111  -- ufix7
              );

  u_mandelbroot_array_instance111 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(109),
              z_in_re => std_logic_vector(Delay1_out1_re(109)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(109)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(109)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(109)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(109)),  -- ufix7
              stop_out => mandelbroot_array_out1(110),
              z_out_re => Data_Type_Conversion2_out1_110_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_110_im,  -- sfix18_En15
              c_out_re => c_in_110_re,  -- sfix18_En15
              c_out_im => c_in_110_im,  -- sfix18_En15
              i_out => Switch_out1_110  -- ufix7
              );

  u_mandelbroot_array_instance110 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(108),
              z_in_re => std_logic_vector(Delay1_out1_re(108)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(108)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(108)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(108)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(108)),  -- ufix7
              stop_out => mandelbroot_array_out1(109),
              z_out_re => Data_Type_Conversion2_out1_109_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_109_im,  -- sfix18_En15
              c_out_re => c_in_109_re,  -- sfix18_En15
              c_out_im => c_in_109_im,  -- sfix18_En15
              i_out => Switch_out1_109  -- ufix7
              );

  u_mandelbroot_array_instance109 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(107),
              z_in_re => std_logic_vector(Delay1_out1_re(107)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(107)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(107)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(107)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(107)),  -- ufix7
              stop_out => mandelbroot_array_out1(108),
              z_out_re => Data_Type_Conversion2_out1_108_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_108_im,  -- sfix18_En15
              c_out_re => c_in_108_re,  -- sfix18_En15
              c_out_im => c_in_108_im,  -- sfix18_En15
              i_out => Switch_out1_108  -- ufix7
              );

  u_mandelbroot_array_instance108 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(106),
              z_in_re => std_logic_vector(Delay1_out1_re(106)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(106)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(106)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(106)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(106)),  -- ufix7
              stop_out => mandelbroot_array_out1(107),
              z_out_re => Data_Type_Conversion2_out1_107_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_107_im,  -- sfix18_En15
              c_out_re => c_in_107_re,  -- sfix18_En15
              c_out_im => c_in_107_im,  -- sfix18_En15
              i_out => Switch_out1_107  -- ufix7
              );

  u_mandelbroot_array_instance107 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(105),
              z_in_re => std_logic_vector(Delay1_out1_re(105)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(105)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(105)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(105)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(105)),  -- ufix7
              stop_out => mandelbroot_array_out1(106),
              z_out_re => Data_Type_Conversion2_out1_106_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_106_im,  -- sfix18_En15
              c_out_re => c_in_106_re,  -- sfix18_En15
              c_out_im => c_in_106_im,  -- sfix18_En15
              i_out => Switch_out1_106  -- ufix7
              );

  u_mandelbroot_array_instance106 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(104),
              z_in_re => std_logic_vector(Delay1_out1_re(104)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(104)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(104)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(104)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(104)),  -- ufix7
              stop_out => mandelbroot_array_out1(105),
              z_out_re => Data_Type_Conversion2_out1_105_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_105_im,  -- sfix18_En15
              c_out_re => c_in_105_re,  -- sfix18_En15
              c_out_im => c_in_105_im,  -- sfix18_En15
              i_out => Switch_out1_105  -- ufix7
              );

  u_mandelbroot_array_instance105 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(103),
              z_in_re => std_logic_vector(Delay1_out1_re(103)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(103)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(103)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(103)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(103)),  -- ufix7
              stop_out => mandelbroot_array_out1(104),
              z_out_re => Data_Type_Conversion2_out1_104_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_104_im,  -- sfix18_En15
              c_out_re => c_in_104_re,  -- sfix18_En15
              c_out_im => c_in_104_im,  -- sfix18_En15
              i_out => Switch_out1_104  -- ufix7
              );

  u_mandelbroot_array_instance104 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(102),
              z_in_re => std_logic_vector(Delay1_out1_re(102)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(102)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(102)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(102)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(102)),  -- ufix7
              stop_out => mandelbroot_array_out1(103),
              z_out_re => Data_Type_Conversion2_out1_103_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_103_im,  -- sfix18_En15
              c_out_re => c_in_103_re,  -- sfix18_En15
              c_out_im => c_in_103_im,  -- sfix18_En15
              i_out => Switch_out1_103  -- ufix7
              );

  u_mandelbroot_array_instance103 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(101),
              z_in_re => std_logic_vector(Delay1_out1_re(101)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(101)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(101)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(101)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(101)),  -- ufix7
              stop_out => mandelbroot_array_out1(102),
              z_out_re => Data_Type_Conversion2_out1_102_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_102_im,  -- sfix18_En15
              c_out_re => c_in_102_re,  -- sfix18_En15
              c_out_im => c_in_102_im,  -- sfix18_En15
              i_out => Switch_out1_102  -- ufix7
              );

  u_mandelbroot_array_instance102 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(100),
              z_in_re => std_logic_vector(Delay1_out1_re(100)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(100)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(100)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(100)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(100)),  -- ufix7
              stop_out => mandelbroot_array_out1(101),
              z_out_re => Data_Type_Conversion2_out1_101_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_101_im,  -- sfix18_En15
              c_out_re => c_in_101_re,  -- sfix18_En15
              c_out_im => c_in_101_im,  -- sfix18_En15
              i_out => Switch_out1_101  -- ufix7
              );

  u_mandelbroot_array_instance101 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(99),
              z_in_re => std_logic_vector(Delay1_out1_re(99)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(99)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(99)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(99)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(99)),  -- ufix7
              stop_out => mandelbroot_array_out1(100),
              z_out_re => Data_Type_Conversion2_out1_100_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_100_im,  -- sfix18_En15
              c_out_re => c_in_100_re,  -- sfix18_En15
              c_out_im => c_in_100_im,  -- sfix18_En15
              i_out => Switch_out1_100  -- ufix7
              );

  u_mandelbroot_array_instance100 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(98),
              z_in_re => std_logic_vector(Delay1_out1_re(98)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(98)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(98)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(98)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(98)),  -- ufix7
              stop_out => mandelbroot_array_out1(99),
              z_out_re => Data_Type_Conversion2_out1_99_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_99_im,  -- sfix18_En15
              c_out_re => c_in_99_re,  -- sfix18_En15
              c_out_im => c_in_99_im,  -- sfix18_En15
              i_out => Switch_out1_99  -- ufix7
              );

  u_mandelbroot_array_instance99 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(97),
              z_in_re => std_logic_vector(Delay1_out1_re(97)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(97)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(97)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(97)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(97)),  -- ufix7
              stop_out => mandelbroot_array_out1(98),
              z_out_re => Data_Type_Conversion2_out1_98_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_98_im,  -- sfix18_En15
              c_out_re => c_in_98_re,  -- sfix18_En15
              c_out_im => c_in_98_im,  -- sfix18_En15
              i_out => Switch_out1_98  -- ufix7
              );

  u_mandelbroot_array_instance98 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(96),
              z_in_re => std_logic_vector(Delay1_out1_re(96)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(96)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(96)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(96)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(96)),  -- ufix7
              stop_out => mandelbroot_array_out1(97),
              z_out_re => Data_Type_Conversion2_out1_97_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_97_im,  -- sfix18_En15
              c_out_re => c_in_97_re,  -- sfix18_En15
              c_out_im => c_in_97_im,  -- sfix18_En15
              i_out => Switch_out1_97  -- ufix7
              );

  u_mandelbroot_array_instance97 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(95),
              z_in_re => std_logic_vector(Delay1_out1_re(95)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(95)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(95)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(95)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(95)),  -- ufix7
              stop_out => mandelbroot_array_out1(96),
              z_out_re => Data_Type_Conversion2_out1_96_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_96_im,  -- sfix18_En15
              c_out_re => c_in_96_re,  -- sfix18_En15
              c_out_im => c_in_96_im,  -- sfix18_En15
              i_out => Switch_out1_96  -- ufix7
              );

  u_mandelbroot_array_instance96 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(94),
              z_in_re => std_logic_vector(Delay1_out1_re(94)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(94)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(94)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(94)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(94)),  -- ufix7
              stop_out => mandelbroot_array_out1(95),
              z_out_re => Data_Type_Conversion2_out1_95_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_95_im,  -- sfix18_En15
              c_out_re => c_in_95_re,  -- sfix18_En15
              c_out_im => c_in_95_im,  -- sfix18_En15
              i_out => Switch_out1_95  -- ufix7
              );

  u_mandelbroot_array_instance95 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(93),
              z_in_re => std_logic_vector(Delay1_out1_re(93)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(93)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(93)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(93)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(93)),  -- ufix7
              stop_out => mandelbroot_array_out1(94),
              z_out_re => Data_Type_Conversion2_out1_94_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_94_im,  -- sfix18_En15
              c_out_re => c_in_94_re,  -- sfix18_En15
              c_out_im => c_in_94_im,  -- sfix18_En15
              i_out => Switch_out1_94  -- ufix7
              );

  u_mandelbroot_array_instance94 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(92),
              z_in_re => std_logic_vector(Delay1_out1_re(92)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(92)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(92)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(92)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(92)),  -- ufix7
              stop_out => mandelbroot_array_out1(93),
              z_out_re => Data_Type_Conversion2_out1_93_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_93_im,  -- sfix18_En15
              c_out_re => c_in_93_re,  -- sfix18_En15
              c_out_im => c_in_93_im,  -- sfix18_En15
              i_out => Switch_out1_93  -- ufix7
              );

  u_mandelbroot_array_instance93 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(91),
              z_in_re => std_logic_vector(Delay1_out1_re(91)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(91)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(91)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(91)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(91)),  -- ufix7
              stop_out => mandelbroot_array_out1(92),
              z_out_re => Data_Type_Conversion2_out1_92_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_92_im,  -- sfix18_En15
              c_out_re => c_in_92_re,  -- sfix18_En15
              c_out_im => c_in_92_im,  -- sfix18_En15
              i_out => Switch_out1_92  -- ufix7
              );

  u_mandelbroot_array_instance92 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(90),
              z_in_re => std_logic_vector(Delay1_out1_re(90)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(90)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(90)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(90)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(90)),  -- ufix7
              stop_out => mandelbroot_array_out1(91),
              z_out_re => Data_Type_Conversion2_out1_91_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_91_im,  -- sfix18_En15
              c_out_re => c_in_91_re,  -- sfix18_En15
              c_out_im => c_in_91_im,  -- sfix18_En15
              i_out => Switch_out1_91  -- ufix7
              );

  u_mandelbroot_array_instance91 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(89),
              z_in_re => std_logic_vector(Delay1_out1_re(89)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(89)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(89)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(89)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(89)),  -- ufix7
              stop_out => mandelbroot_array_out1(90),
              z_out_re => Data_Type_Conversion2_out1_90_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_90_im,  -- sfix18_En15
              c_out_re => c_in_90_re,  -- sfix18_En15
              c_out_im => c_in_90_im,  -- sfix18_En15
              i_out => Switch_out1_90  -- ufix7
              );

  u_mandelbroot_array_instance90 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(88),
              z_in_re => std_logic_vector(Delay1_out1_re(88)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(88)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(88)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(88)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(88)),  -- ufix7
              stop_out => mandelbroot_array_out1(89),
              z_out_re => Data_Type_Conversion2_out1_89_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_89_im,  -- sfix18_En15
              c_out_re => c_in_89_re,  -- sfix18_En15
              c_out_im => c_in_89_im,  -- sfix18_En15
              i_out => Switch_out1_89  -- ufix7
              );

  u_mandelbroot_array_instance89 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(87),
              z_in_re => std_logic_vector(Delay1_out1_re(87)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(87)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(87)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(87)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(87)),  -- ufix7
              stop_out => mandelbroot_array_out1(88),
              z_out_re => Data_Type_Conversion2_out1_88_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_88_im,  -- sfix18_En15
              c_out_re => c_in_88_re,  -- sfix18_En15
              c_out_im => c_in_88_im,  -- sfix18_En15
              i_out => Switch_out1_88  -- ufix7
              );

  u_mandelbroot_array_instance88 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(86),
              z_in_re => std_logic_vector(Delay1_out1_re(86)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(86)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(86)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(86)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(86)),  -- ufix7
              stop_out => mandelbroot_array_out1(87),
              z_out_re => Data_Type_Conversion2_out1_87_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_87_im,  -- sfix18_En15
              c_out_re => c_in_87_re,  -- sfix18_En15
              c_out_im => c_in_87_im,  -- sfix18_En15
              i_out => Switch_out1_87  -- ufix7
              );

  u_mandelbroot_array_instance87 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(85),
              z_in_re => std_logic_vector(Delay1_out1_re(85)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(85)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(85)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(85)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(85)),  -- ufix7
              stop_out => mandelbroot_array_out1(86),
              z_out_re => Data_Type_Conversion2_out1_86_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_86_im,  -- sfix18_En15
              c_out_re => c_in_86_re,  -- sfix18_En15
              c_out_im => c_in_86_im,  -- sfix18_En15
              i_out => Switch_out1_86  -- ufix7
              );

  u_mandelbroot_array_instance86 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(84),
              z_in_re => std_logic_vector(Delay1_out1_re(84)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(84)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(84)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(84)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(84)),  -- ufix7
              stop_out => mandelbroot_array_out1(85),
              z_out_re => Data_Type_Conversion2_out1_85_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_85_im,  -- sfix18_En15
              c_out_re => c_in_85_re,  -- sfix18_En15
              c_out_im => c_in_85_im,  -- sfix18_En15
              i_out => Switch_out1_85  -- ufix7
              );

  u_mandelbroot_array_instance85 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(83),
              z_in_re => std_logic_vector(Delay1_out1_re(83)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(83)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(83)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(83)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(83)),  -- ufix7
              stop_out => mandelbroot_array_out1(84),
              z_out_re => Data_Type_Conversion2_out1_84_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_84_im,  -- sfix18_En15
              c_out_re => c_in_84_re,  -- sfix18_En15
              c_out_im => c_in_84_im,  -- sfix18_En15
              i_out => Switch_out1_84  -- ufix7
              );

  u_mandelbroot_array_instance84 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(82),
              z_in_re => std_logic_vector(Delay1_out1_re(82)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(82)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(82)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(82)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(82)),  -- ufix7
              stop_out => mandelbroot_array_out1(83),
              z_out_re => Data_Type_Conversion2_out1_83_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_83_im,  -- sfix18_En15
              c_out_re => c_in_83_re,  -- sfix18_En15
              c_out_im => c_in_83_im,  -- sfix18_En15
              i_out => Switch_out1_83  -- ufix7
              );

  u_mandelbroot_array_instance83 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(81),
              z_in_re => std_logic_vector(Delay1_out1_re(81)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(81)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(81)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(81)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(81)),  -- ufix7
              stop_out => mandelbroot_array_out1(82),
              z_out_re => Data_Type_Conversion2_out1_82_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_82_im,  -- sfix18_En15
              c_out_re => c_in_82_re,  -- sfix18_En15
              c_out_im => c_in_82_im,  -- sfix18_En15
              i_out => Switch_out1_82  -- ufix7
              );

  u_mandelbroot_array_instance82 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(80),
              z_in_re => std_logic_vector(Delay1_out1_re(80)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(80)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(80)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(80)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(80)),  -- ufix7
              stop_out => mandelbroot_array_out1(81),
              z_out_re => Data_Type_Conversion2_out1_81_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_81_im,  -- sfix18_En15
              c_out_re => c_in_81_re,  -- sfix18_En15
              c_out_im => c_in_81_im,  -- sfix18_En15
              i_out => Switch_out1_81  -- ufix7
              );

  u_mandelbroot_array_instance81 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(79),
              z_in_re => std_logic_vector(Delay1_out1_re(79)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(79)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(79)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(79)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(79)),  -- ufix7
              stop_out => mandelbroot_array_out1(80),
              z_out_re => Data_Type_Conversion2_out1_80_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_80_im,  -- sfix18_En15
              c_out_re => c_in_80_re,  -- sfix18_En15
              c_out_im => c_in_80_im,  -- sfix18_En15
              i_out => Switch_out1_80  -- ufix7
              );

  u_mandelbroot_array_instance80 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(78),
              z_in_re => std_logic_vector(Delay1_out1_re(78)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(78)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(78)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(78)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(78)),  -- ufix7
              stop_out => mandelbroot_array_out1(79),
              z_out_re => Data_Type_Conversion2_out1_79_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_79_im,  -- sfix18_En15
              c_out_re => c_in_79_re,  -- sfix18_En15
              c_out_im => c_in_79_im,  -- sfix18_En15
              i_out => Switch_out1_79  -- ufix7
              );

  u_mandelbroot_array_instance79 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(77),
              z_in_re => std_logic_vector(Delay1_out1_re(77)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(77)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(77)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(77)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(77)),  -- ufix7
              stop_out => mandelbroot_array_out1(78),
              z_out_re => Data_Type_Conversion2_out1_78_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_78_im,  -- sfix18_En15
              c_out_re => c_in_78_re,  -- sfix18_En15
              c_out_im => c_in_78_im,  -- sfix18_En15
              i_out => Switch_out1_78  -- ufix7
              );

  u_mandelbroot_array_instance78 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(76),
              z_in_re => std_logic_vector(Delay1_out1_re(76)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(76)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(76)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(76)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(76)),  -- ufix7
              stop_out => mandelbroot_array_out1(77),
              z_out_re => Data_Type_Conversion2_out1_77_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_77_im,  -- sfix18_En15
              c_out_re => c_in_77_re,  -- sfix18_En15
              c_out_im => c_in_77_im,  -- sfix18_En15
              i_out => Switch_out1_77  -- ufix7
              );

  u_mandelbroot_array_instance77 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(75),
              z_in_re => std_logic_vector(Delay1_out1_re(75)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(75)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(75)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(75)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(75)),  -- ufix7
              stop_out => mandelbroot_array_out1(76),
              z_out_re => Data_Type_Conversion2_out1_76_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_76_im,  -- sfix18_En15
              c_out_re => c_in_76_re,  -- sfix18_En15
              c_out_im => c_in_76_im,  -- sfix18_En15
              i_out => Switch_out1_76  -- ufix7
              );

  u_mandelbroot_array_instance76 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(74),
              z_in_re => std_logic_vector(Delay1_out1_re(74)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(74)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(74)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(74)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(74)),  -- ufix7
              stop_out => mandelbroot_array_out1(75),
              z_out_re => Data_Type_Conversion2_out1_75_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_75_im,  -- sfix18_En15
              c_out_re => c_in_75_re,  -- sfix18_En15
              c_out_im => c_in_75_im,  -- sfix18_En15
              i_out => Switch_out1_75  -- ufix7
              );

  u_mandelbroot_array_instance75 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(73),
              z_in_re => std_logic_vector(Delay1_out1_re(73)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(73)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(73)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(73)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(73)),  -- ufix7
              stop_out => mandelbroot_array_out1(74),
              z_out_re => Data_Type_Conversion2_out1_74_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_74_im,  -- sfix18_En15
              c_out_re => c_in_74_re,  -- sfix18_En15
              c_out_im => c_in_74_im,  -- sfix18_En15
              i_out => Switch_out1_74  -- ufix7
              );

  u_mandelbroot_array_instance74 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(72),
              z_in_re => std_logic_vector(Delay1_out1_re(72)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(72)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(72)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(72)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(72)),  -- ufix7
              stop_out => mandelbroot_array_out1(73),
              z_out_re => Data_Type_Conversion2_out1_73_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_73_im,  -- sfix18_En15
              c_out_re => c_in_73_re,  -- sfix18_En15
              c_out_im => c_in_73_im,  -- sfix18_En15
              i_out => Switch_out1_73  -- ufix7
              );

  u_mandelbroot_array_instance73 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(71),
              z_in_re => std_logic_vector(Delay1_out1_re(71)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(71)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(71)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(71)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(71)),  -- ufix7
              stop_out => mandelbroot_array_out1(72),
              z_out_re => Data_Type_Conversion2_out1_72_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_72_im,  -- sfix18_En15
              c_out_re => c_in_72_re,  -- sfix18_En15
              c_out_im => c_in_72_im,  -- sfix18_En15
              i_out => Switch_out1_72  -- ufix7
              );

  u_mandelbroot_array_instance72 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(70),
              z_in_re => std_logic_vector(Delay1_out1_re(70)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(70)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(70)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(70)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(70)),  -- ufix7
              stop_out => mandelbroot_array_out1(71),
              z_out_re => Data_Type_Conversion2_out1_71_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_71_im,  -- sfix18_En15
              c_out_re => c_in_71_re,  -- sfix18_En15
              c_out_im => c_in_71_im,  -- sfix18_En15
              i_out => Switch_out1_71  -- ufix7
              );

  u_mandelbroot_array_instance71 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(69),
              z_in_re => std_logic_vector(Delay1_out1_re(69)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(69)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(69)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(69)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(69)),  -- ufix7
              stop_out => mandelbroot_array_out1(70),
              z_out_re => Data_Type_Conversion2_out1_70_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_70_im,  -- sfix18_En15
              c_out_re => c_in_70_re,  -- sfix18_En15
              c_out_im => c_in_70_im,  -- sfix18_En15
              i_out => Switch_out1_70  -- ufix7
              );

  u_mandelbroot_array_instance70 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(68),
              z_in_re => std_logic_vector(Delay1_out1_re(68)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(68)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(68)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(68)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(68)),  -- ufix7
              stop_out => mandelbroot_array_out1(69),
              z_out_re => Data_Type_Conversion2_out1_69_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_69_im,  -- sfix18_En15
              c_out_re => c_in_69_re,  -- sfix18_En15
              c_out_im => c_in_69_im,  -- sfix18_En15
              i_out => Switch_out1_69  -- ufix7
              );

  u_mandelbroot_array_instance69 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(67),
              z_in_re => std_logic_vector(Delay1_out1_re(67)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(67)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(67)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(67)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(67)),  -- ufix7
              stop_out => mandelbroot_array_out1(68),
              z_out_re => Data_Type_Conversion2_out1_68_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_68_im,  -- sfix18_En15
              c_out_re => c_in_68_re,  -- sfix18_En15
              c_out_im => c_in_68_im,  -- sfix18_En15
              i_out => Switch_out1_68  -- ufix7
              );

  u_mandelbroot_array_instance68 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(66),
              z_in_re => std_logic_vector(Delay1_out1_re(66)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(66)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(66)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(66)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(66)),  -- ufix7
              stop_out => mandelbroot_array_out1(67),
              z_out_re => Data_Type_Conversion2_out1_67_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_67_im,  -- sfix18_En15
              c_out_re => c_in_67_re,  -- sfix18_En15
              c_out_im => c_in_67_im,  -- sfix18_En15
              i_out => Switch_out1_67  -- ufix7
              );

  u_mandelbroot_array_instance67 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(65),
              z_in_re => std_logic_vector(Delay1_out1_re(65)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(65)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(65)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(65)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(65)),  -- ufix7
              stop_out => mandelbroot_array_out1(66),
              z_out_re => Data_Type_Conversion2_out1_66_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_66_im,  -- sfix18_En15
              c_out_re => c_in_66_re,  -- sfix18_En15
              c_out_im => c_in_66_im,  -- sfix18_En15
              i_out => Switch_out1_66  -- ufix7
              );

  u_mandelbroot_array_instance66 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(64),
              z_in_re => std_logic_vector(Delay1_out1_re(64)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(64)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(64)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(64)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(64)),  -- ufix7
              stop_out => mandelbroot_array_out1(65),
              z_out_re => Data_Type_Conversion2_out1_65_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_65_im,  -- sfix18_En15
              c_out_re => c_in_65_re,  -- sfix18_En15
              c_out_im => c_in_65_im,  -- sfix18_En15
              i_out => Switch_out1_65  -- ufix7
              );

  u_mandelbroot_array_instance65 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(63),
              z_in_re => std_logic_vector(Delay1_out1_re(63)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(63)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(63)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(63)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(63)),  -- ufix7
              stop_out => mandelbroot_array_out1(64),
              z_out_re => Data_Type_Conversion2_out1_64_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_64_im,  -- sfix18_En15
              c_out_re => c_in_64_re,  -- sfix18_En15
              c_out_im => c_in_64_im,  -- sfix18_En15
              i_out => Switch_out1_64  -- ufix7
              );

  u_mandelbroot_array_instance64 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(62),
              z_in_re => std_logic_vector(Delay1_out1_re(62)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(62)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(62)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(62)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(62)),  -- ufix7
              stop_out => mandelbroot_array_out1(63),
              z_out_re => Data_Type_Conversion2_out1_63_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_63_im,  -- sfix18_En15
              c_out_re => c_in_63_re,  -- sfix18_En15
              c_out_im => c_in_63_im,  -- sfix18_En15
              i_out => Switch_out1_63  -- ufix7
              );

  u_mandelbroot_array_instance63 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(61),
              z_in_re => std_logic_vector(Delay1_out1_re(61)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(61)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(61)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(61)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(61)),  -- ufix7
              stop_out => mandelbroot_array_out1(62),
              z_out_re => Data_Type_Conversion2_out1_62_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_62_im,  -- sfix18_En15
              c_out_re => c_in_62_re,  -- sfix18_En15
              c_out_im => c_in_62_im,  -- sfix18_En15
              i_out => Switch_out1_62  -- ufix7
              );

  u_mandelbroot_array_instance62 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(60),
              z_in_re => std_logic_vector(Delay1_out1_re(60)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(60)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(60)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(60)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(60)),  -- ufix7
              stop_out => mandelbroot_array_out1(61),
              z_out_re => Data_Type_Conversion2_out1_61_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_61_im,  -- sfix18_En15
              c_out_re => c_in_61_re,  -- sfix18_En15
              c_out_im => c_in_61_im,  -- sfix18_En15
              i_out => Switch_out1_61  -- ufix7
              );

  u_mandelbroot_array_instance61 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(59),
              z_in_re => std_logic_vector(Delay1_out1_re(59)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(59)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(59)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(59)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(59)),  -- ufix7
              stop_out => mandelbroot_array_out1(60),
              z_out_re => Data_Type_Conversion2_out1_60_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_60_im,  -- sfix18_En15
              c_out_re => c_in_60_re,  -- sfix18_En15
              c_out_im => c_in_60_im,  -- sfix18_En15
              i_out => Switch_out1_60  -- ufix7
              );

  u_mandelbroot_array_instance60 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(58),
              z_in_re => std_logic_vector(Delay1_out1_re(58)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(58)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(58)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(58)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(58)),  -- ufix7
              stop_out => mandelbroot_array_out1(59),
              z_out_re => Data_Type_Conversion2_out1_59_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_59_im,  -- sfix18_En15
              c_out_re => c_in_59_re,  -- sfix18_En15
              c_out_im => c_in_59_im,  -- sfix18_En15
              i_out => Switch_out1_59  -- ufix7
              );

  u_mandelbroot_array_instance59 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(57),
              z_in_re => std_logic_vector(Delay1_out1_re(57)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(57)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(57)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(57)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(57)),  -- ufix7
              stop_out => mandelbroot_array_out1(58),
              z_out_re => Data_Type_Conversion2_out1_58_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_58_im,  -- sfix18_En15
              c_out_re => c_in_58_re,  -- sfix18_En15
              c_out_im => c_in_58_im,  -- sfix18_En15
              i_out => Switch_out1_58  -- ufix7
              );

  u_mandelbroot_array_instance58 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(56),
              z_in_re => std_logic_vector(Delay1_out1_re(56)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(56)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(56)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(56)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(56)),  -- ufix7
              stop_out => mandelbroot_array_out1(57),
              z_out_re => Data_Type_Conversion2_out1_57_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_57_im,  -- sfix18_En15
              c_out_re => c_in_57_re,  -- sfix18_En15
              c_out_im => c_in_57_im,  -- sfix18_En15
              i_out => Switch_out1_57  -- ufix7
              );

  u_mandelbroot_array_instance57 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(55),
              z_in_re => std_logic_vector(Delay1_out1_re(55)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(55)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(55)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(55)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(55)),  -- ufix7
              stop_out => mandelbroot_array_out1(56),
              z_out_re => Data_Type_Conversion2_out1_56_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_56_im,  -- sfix18_En15
              c_out_re => c_in_56_re,  -- sfix18_En15
              c_out_im => c_in_56_im,  -- sfix18_En15
              i_out => Switch_out1_56  -- ufix7
              );

  u_mandelbroot_array_instance56 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(54),
              z_in_re => std_logic_vector(Delay1_out1_re(54)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(54)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(54)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(54)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(54)),  -- ufix7
              stop_out => mandelbroot_array_out1(55),
              z_out_re => Data_Type_Conversion2_out1_55_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_55_im,  -- sfix18_En15
              c_out_re => c_in_55_re,  -- sfix18_En15
              c_out_im => c_in_55_im,  -- sfix18_En15
              i_out => Switch_out1_55  -- ufix7
              );

  u_mandelbroot_array_instance55 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(53),
              z_in_re => std_logic_vector(Delay1_out1_re(53)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(53)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(53)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(53)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(53)),  -- ufix7
              stop_out => mandelbroot_array_out1(54),
              z_out_re => Data_Type_Conversion2_out1_54_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_54_im,  -- sfix18_En15
              c_out_re => c_in_54_re,  -- sfix18_En15
              c_out_im => c_in_54_im,  -- sfix18_En15
              i_out => Switch_out1_54  -- ufix7
              );

  u_mandelbroot_array_instance54 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(52),
              z_in_re => std_logic_vector(Delay1_out1_re(52)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(52)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(52)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(52)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(52)),  -- ufix7
              stop_out => mandelbroot_array_out1(53),
              z_out_re => Data_Type_Conversion2_out1_53_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_53_im,  -- sfix18_En15
              c_out_re => c_in_53_re,  -- sfix18_En15
              c_out_im => c_in_53_im,  -- sfix18_En15
              i_out => Switch_out1_53  -- ufix7
              );

  u_mandelbroot_array_instance53 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(51),
              z_in_re => std_logic_vector(Delay1_out1_re(51)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(51)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(51)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(51)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(51)),  -- ufix7
              stop_out => mandelbroot_array_out1(52),
              z_out_re => Data_Type_Conversion2_out1_52_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_52_im,  -- sfix18_En15
              c_out_re => c_in_52_re,  -- sfix18_En15
              c_out_im => c_in_52_im,  -- sfix18_En15
              i_out => Switch_out1_52  -- ufix7
              );

  u_mandelbroot_array_instance52 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(50),
              z_in_re => std_logic_vector(Delay1_out1_re(50)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(50)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(50)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(50)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(50)),  -- ufix7
              stop_out => mandelbroot_array_out1(51),
              z_out_re => Data_Type_Conversion2_out1_51_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_51_im,  -- sfix18_En15
              c_out_re => c_in_51_re,  -- sfix18_En15
              c_out_im => c_in_51_im,  -- sfix18_En15
              i_out => Switch_out1_51  -- ufix7
              );

  u_mandelbroot_array_instance51 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(49),
              z_in_re => std_logic_vector(Delay1_out1_re(49)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(49)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(49)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(49)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(49)),  -- ufix7
              stop_out => mandelbroot_array_out1(50),
              z_out_re => Data_Type_Conversion2_out1_50_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_50_im,  -- sfix18_En15
              c_out_re => c_in_50_re,  -- sfix18_En15
              c_out_im => c_in_50_im,  -- sfix18_En15
              i_out => Switch_out1_50  -- ufix7
              );

  u_mandelbroot_array_instance50 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(48),
              z_in_re => std_logic_vector(Delay1_out1_re(48)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(48)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(48)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(48)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(48)),  -- ufix7
              stop_out => mandelbroot_array_out1(49),
              z_out_re => Data_Type_Conversion2_out1_49_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_49_im,  -- sfix18_En15
              c_out_re => c_in_49_re,  -- sfix18_En15
              c_out_im => c_in_49_im,  -- sfix18_En15
              i_out => Switch_out1_49  -- ufix7
              );

  u_mandelbroot_array_instance49 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(47),
              z_in_re => std_logic_vector(Delay1_out1_re(47)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(47)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(47)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(47)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(47)),  -- ufix7
              stop_out => mandelbroot_array_out1(48),
              z_out_re => Data_Type_Conversion2_out1_48_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_48_im,  -- sfix18_En15
              c_out_re => c_in_48_re,  -- sfix18_En15
              c_out_im => c_in_48_im,  -- sfix18_En15
              i_out => Switch_out1_48  -- ufix7
              );

  u_mandelbroot_array_instance48 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(46),
              z_in_re => std_logic_vector(Delay1_out1_re(46)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(46)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(46)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(46)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(46)),  -- ufix7
              stop_out => mandelbroot_array_out1(47),
              z_out_re => Data_Type_Conversion2_out1_47_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_47_im,  -- sfix18_En15
              c_out_re => c_in_47_re,  -- sfix18_En15
              c_out_im => c_in_47_im,  -- sfix18_En15
              i_out => Switch_out1_47  -- ufix7
              );

  u_mandelbroot_array_instance47 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(45),
              z_in_re => std_logic_vector(Delay1_out1_re(45)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(45)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(45)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(45)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(45)),  -- ufix7
              stop_out => mandelbroot_array_out1(46),
              z_out_re => Data_Type_Conversion2_out1_46_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_46_im,  -- sfix18_En15
              c_out_re => c_in_46_re,  -- sfix18_En15
              c_out_im => c_in_46_im,  -- sfix18_En15
              i_out => Switch_out1_46  -- ufix7
              );

  u_mandelbroot_array_instance46 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(44),
              z_in_re => std_logic_vector(Delay1_out1_re(44)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(44)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(44)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(44)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(44)),  -- ufix7
              stop_out => mandelbroot_array_out1(45),
              z_out_re => Data_Type_Conversion2_out1_45_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_45_im,  -- sfix18_En15
              c_out_re => c_in_45_re,  -- sfix18_En15
              c_out_im => c_in_45_im,  -- sfix18_En15
              i_out => Switch_out1_45  -- ufix7
              );

  u_mandelbroot_array_instance45 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(43),
              z_in_re => std_logic_vector(Delay1_out1_re(43)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(43)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(43)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(43)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(43)),  -- ufix7
              stop_out => mandelbroot_array_out1(44),
              z_out_re => Data_Type_Conversion2_out1_44_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_44_im,  -- sfix18_En15
              c_out_re => c_in_44_re,  -- sfix18_En15
              c_out_im => c_in_44_im,  -- sfix18_En15
              i_out => Switch_out1_44  -- ufix7
              );

  u_mandelbroot_array_instance44 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(42),
              z_in_re => std_logic_vector(Delay1_out1_re(42)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(42)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(42)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(42)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(42)),  -- ufix7
              stop_out => mandelbroot_array_out1(43),
              z_out_re => Data_Type_Conversion2_out1_43_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_43_im,  -- sfix18_En15
              c_out_re => c_in_43_re,  -- sfix18_En15
              c_out_im => c_in_43_im,  -- sfix18_En15
              i_out => Switch_out1_43  -- ufix7
              );

  u_mandelbroot_array_instance43 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(41),
              z_in_re => std_logic_vector(Delay1_out1_re(41)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(41)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(41)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(41)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(41)),  -- ufix7
              stop_out => mandelbroot_array_out1(42),
              z_out_re => Data_Type_Conversion2_out1_42_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_42_im,  -- sfix18_En15
              c_out_re => c_in_42_re,  -- sfix18_En15
              c_out_im => c_in_42_im,  -- sfix18_En15
              i_out => Switch_out1_42  -- ufix7
              );

  u_mandelbroot_array_instance42 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(40),
              z_in_re => std_logic_vector(Delay1_out1_re(40)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(40)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(40)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(40)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(40)),  -- ufix7
              stop_out => mandelbroot_array_out1(41),
              z_out_re => Data_Type_Conversion2_out1_41_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_41_im,  -- sfix18_En15
              c_out_re => c_in_41_re,  -- sfix18_En15
              c_out_im => c_in_41_im,  -- sfix18_En15
              i_out => Switch_out1_41  -- ufix7
              );

  u_mandelbroot_array_instance41 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(39),
              z_in_re => std_logic_vector(Delay1_out1_re(39)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(39)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(39)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(39)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(39)),  -- ufix7
              stop_out => mandelbroot_array_out1(40),
              z_out_re => Data_Type_Conversion2_out1_40_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_40_im,  -- sfix18_En15
              c_out_re => c_in_40_re,  -- sfix18_En15
              c_out_im => c_in_40_im,  -- sfix18_En15
              i_out => Switch_out1_40  -- ufix7
              );

  u_mandelbroot_array_instance40 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(38),
              z_in_re => std_logic_vector(Delay1_out1_re(38)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(38)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(38)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(38)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(38)),  -- ufix7
              stop_out => mandelbroot_array_out1(39),
              z_out_re => Data_Type_Conversion2_out1_39_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_39_im,  -- sfix18_En15
              c_out_re => c_in_39_re,  -- sfix18_En15
              c_out_im => c_in_39_im,  -- sfix18_En15
              i_out => Switch_out1_39  -- ufix7
              );

  u_mandelbroot_array_instance39 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(37),
              z_in_re => std_logic_vector(Delay1_out1_re(37)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(37)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(37)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(37)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(37)),  -- ufix7
              stop_out => mandelbroot_array_out1(38),
              z_out_re => Data_Type_Conversion2_out1_38_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_38_im,  -- sfix18_En15
              c_out_re => c_in_38_re,  -- sfix18_En15
              c_out_im => c_in_38_im,  -- sfix18_En15
              i_out => Switch_out1_38  -- ufix7
              );

  u_mandelbroot_array_instance38 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(36),
              z_in_re => std_logic_vector(Delay1_out1_re(36)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(36)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(36)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(36)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(36)),  -- ufix7
              stop_out => mandelbroot_array_out1(37),
              z_out_re => Data_Type_Conversion2_out1_37_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_37_im,  -- sfix18_En15
              c_out_re => c_in_37_re,  -- sfix18_En15
              c_out_im => c_in_37_im,  -- sfix18_En15
              i_out => Switch_out1_37  -- ufix7
              );

  u_mandelbroot_array_instance37 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(35),
              z_in_re => std_logic_vector(Delay1_out1_re(35)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(35)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(35)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(35)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(35)),  -- ufix7
              stop_out => mandelbroot_array_out1(36),
              z_out_re => Data_Type_Conversion2_out1_36_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_36_im,  -- sfix18_En15
              c_out_re => c_in_36_re,  -- sfix18_En15
              c_out_im => c_in_36_im,  -- sfix18_En15
              i_out => Switch_out1_36  -- ufix7
              );

  u_mandelbroot_array_instance36 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(34),
              z_in_re => std_logic_vector(Delay1_out1_re(34)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(34)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(34)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(34)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(34)),  -- ufix7
              stop_out => mandelbroot_array_out1(35),
              z_out_re => Data_Type_Conversion2_out1_35_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_35_im,  -- sfix18_En15
              c_out_re => c_in_35_re,  -- sfix18_En15
              c_out_im => c_in_35_im,  -- sfix18_En15
              i_out => Switch_out1_35  -- ufix7
              );

  u_mandelbroot_array_instance35 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(33),
              z_in_re => std_logic_vector(Delay1_out1_re(33)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(33)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(33)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(33)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(33)),  -- ufix7
              stop_out => mandelbroot_array_out1(34),
              z_out_re => Data_Type_Conversion2_out1_34_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_34_im,  -- sfix18_En15
              c_out_re => c_in_34_re,  -- sfix18_En15
              c_out_im => c_in_34_im,  -- sfix18_En15
              i_out => Switch_out1_34  -- ufix7
              );

  u_mandelbroot_array_instance34 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(32),
              z_in_re => std_logic_vector(Delay1_out1_re(32)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(32)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(32)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(32)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(32)),  -- ufix7
              stop_out => mandelbroot_array_out1(33),
              z_out_re => Data_Type_Conversion2_out1_33_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_33_im,  -- sfix18_En15
              c_out_re => c_in_33_re,  -- sfix18_En15
              c_out_im => c_in_33_im,  -- sfix18_En15
              i_out => Switch_out1_33  -- ufix7
              );

  u_mandelbroot_array_instance33 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(31),
              z_in_re => std_logic_vector(Delay1_out1_re(31)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(31)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(31)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(31)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(31)),  -- ufix7
              stop_out => mandelbroot_array_out1(32),
              z_out_re => Data_Type_Conversion2_out1_32_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_32_im,  -- sfix18_En15
              c_out_re => c_in_32_re,  -- sfix18_En15
              c_out_im => c_in_32_im,  -- sfix18_En15
              i_out => Switch_out1_32  -- ufix7
              );

  u_mandelbroot_array_instance32 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(30),
              z_in_re => std_logic_vector(Delay1_out1_re(30)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(30)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(30)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(30)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(30)),  -- ufix7
              stop_out => mandelbroot_array_out1(31),
              z_out_re => Data_Type_Conversion2_out1_31_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_31_im,  -- sfix18_En15
              c_out_re => c_in_31_re,  -- sfix18_En15
              c_out_im => c_in_31_im,  -- sfix18_En15
              i_out => Switch_out1_31  -- ufix7
              );

  u_mandelbroot_array_instance31 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(29),
              z_in_re => std_logic_vector(Delay1_out1_re(29)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(29)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(29)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(29)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(29)),  -- ufix7
              stop_out => mandelbroot_array_out1(30),
              z_out_re => Data_Type_Conversion2_out1_30_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_30_im,  -- sfix18_En15
              c_out_re => c_in_30_re,  -- sfix18_En15
              c_out_im => c_in_30_im,  -- sfix18_En15
              i_out => Switch_out1_30  -- ufix7
              );

  u_mandelbroot_array_instance30 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(28),
              z_in_re => std_logic_vector(Delay1_out1_re(28)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(28)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(28)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(28)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(28)),  -- ufix7
              stop_out => mandelbroot_array_out1(29),
              z_out_re => Data_Type_Conversion2_out1_29_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_29_im,  -- sfix18_En15
              c_out_re => c_in_29_re,  -- sfix18_En15
              c_out_im => c_in_29_im,  -- sfix18_En15
              i_out => Switch_out1_29  -- ufix7
              );

  u_mandelbroot_array_instance29 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(27),
              z_in_re => std_logic_vector(Delay1_out1_re(27)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(27)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(27)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(27)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(27)),  -- ufix7
              stop_out => mandelbroot_array_out1(28),
              z_out_re => Data_Type_Conversion2_out1_28_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_28_im,  -- sfix18_En15
              c_out_re => c_in_28_re,  -- sfix18_En15
              c_out_im => c_in_28_im,  -- sfix18_En15
              i_out => Switch_out1_28  -- ufix7
              );

  u_mandelbroot_array_instance28 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(26),
              z_in_re => std_logic_vector(Delay1_out1_re(26)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(26)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(26)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(26)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(26)),  -- ufix7
              stop_out => mandelbroot_array_out1(27),
              z_out_re => Data_Type_Conversion2_out1_27_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_27_im,  -- sfix18_En15
              c_out_re => c_in_27_re,  -- sfix18_En15
              c_out_im => c_in_27_im,  -- sfix18_En15
              i_out => Switch_out1_27  -- ufix7
              );

  u_mandelbroot_array_instance27 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(25),
              z_in_re => std_logic_vector(Delay1_out1_re(25)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(25)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(25)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(25)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(25)),  -- ufix7
              stop_out => mandelbroot_array_out1(26),
              z_out_re => Data_Type_Conversion2_out1_26_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_26_im,  -- sfix18_En15
              c_out_re => c_in_26_re,  -- sfix18_En15
              c_out_im => c_in_26_im,  -- sfix18_En15
              i_out => Switch_out1_26  -- ufix7
              );

  u_mandelbroot_array_instance26 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(24),
              z_in_re => std_logic_vector(Delay1_out1_re(24)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(24)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(24)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(24)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(24)),  -- ufix7
              stop_out => mandelbroot_array_out1(25),
              z_out_re => Data_Type_Conversion2_out1_25_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_25_im,  -- sfix18_En15
              c_out_re => c_in_25_re,  -- sfix18_En15
              c_out_im => c_in_25_im,  -- sfix18_En15
              i_out => Switch_out1_25  -- ufix7
              );

  u_mandelbroot_array_instance25 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(23),
              z_in_re => std_logic_vector(Delay1_out1_re(23)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(23)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(23)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(23)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(23)),  -- ufix7
              stop_out => mandelbroot_array_out1(24),
              z_out_re => Data_Type_Conversion2_out1_24_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_24_im,  -- sfix18_En15
              c_out_re => c_in_24_re,  -- sfix18_En15
              c_out_im => c_in_24_im,  -- sfix18_En15
              i_out => Switch_out1_24  -- ufix7
              );

  u_mandelbroot_array_instance24 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(22),
              z_in_re => std_logic_vector(Delay1_out1_re(22)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(22)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(22)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(22)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(22)),  -- ufix7
              stop_out => mandelbroot_array_out1(23),
              z_out_re => Data_Type_Conversion2_out1_23_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_23_im,  -- sfix18_En15
              c_out_re => c_in_23_re,  -- sfix18_En15
              c_out_im => c_in_23_im,  -- sfix18_En15
              i_out => Switch_out1_23  -- ufix7
              );

  u_mandelbroot_array_instance23 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(21),
              z_in_re => std_logic_vector(Delay1_out1_re(21)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(21)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(21)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(21)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(21)),  -- ufix7
              stop_out => mandelbroot_array_out1(22),
              z_out_re => Data_Type_Conversion2_out1_22_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_22_im,  -- sfix18_En15
              c_out_re => c_in_22_re,  -- sfix18_En15
              c_out_im => c_in_22_im,  -- sfix18_En15
              i_out => Switch_out1_22  -- ufix7
              );

  u_mandelbroot_array_instance22 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(20),
              z_in_re => std_logic_vector(Delay1_out1_re(20)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(20)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(20)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(20)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(20)),  -- ufix7
              stop_out => mandelbroot_array_out1(21),
              z_out_re => Data_Type_Conversion2_out1_21_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_21_im,  -- sfix18_En15
              c_out_re => c_in_21_re,  -- sfix18_En15
              c_out_im => c_in_21_im,  -- sfix18_En15
              i_out => Switch_out1_21  -- ufix7
              );

  u_mandelbroot_array_instance21 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(19),
              z_in_re => std_logic_vector(Delay1_out1_re(19)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(19)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(19)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(19)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(19)),  -- ufix7
              stop_out => mandelbroot_array_out1(20),
              z_out_re => Data_Type_Conversion2_out1_20_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_20_im,  -- sfix18_En15
              c_out_re => c_in_20_re,  -- sfix18_En15
              c_out_im => c_in_20_im,  -- sfix18_En15
              i_out => Switch_out1_20  -- ufix7
              );

  u_mandelbroot_array_instance20 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(18),
              z_in_re => std_logic_vector(Delay1_out1_re(18)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(18)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(18)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(18)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(18)),  -- ufix7
              stop_out => mandelbroot_array_out1(19),
              z_out_re => Data_Type_Conversion2_out1_19_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_19_im,  -- sfix18_En15
              c_out_re => c_in_19_re,  -- sfix18_En15
              c_out_im => c_in_19_im,  -- sfix18_En15
              i_out => Switch_out1_19  -- ufix7
              );

  u_mandelbroot_array_instance19 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(17),
              z_in_re => std_logic_vector(Delay1_out1_re(17)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(17)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(17)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(17)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(17)),  -- ufix7
              stop_out => mandelbroot_array_out1(18),
              z_out_re => Data_Type_Conversion2_out1_18_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_18_im,  -- sfix18_En15
              c_out_re => c_in_18_re,  -- sfix18_En15
              c_out_im => c_in_18_im,  -- sfix18_En15
              i_out => Switch_out1_18  -- ufix7
              );

  u_mandelbroot_array_instance18 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(16),
              z_in_re => std_logic_vector(Delay1_out1_re(16)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(16)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(16)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(16)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(16)),  -- ufix7
              stop_out => mandelbroot_array_out1(17),
              z_out_re => Data_Type_Conversion2_out1_17_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_17_im,  -- sfix18_En15
              c_out_re => c_in_17_re,  -- sfix18_En15
              c_out_im => c_in_17_im,  -- sfix18_En15
              i_out => Switch_out1_17  -- ufix7
              );

  u_mandelbroot_array_instance17 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(15),
              z_in_re => std_logic_vector(Delay1_out1_re(15)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(15)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(15)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(15)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(15)),  -- ufix7
              stop_out => mandelbroot_array_out1(16),
              z_out_re => Data_Type_Conversion2_out1_16_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_16_im,  -- sfix18_En15
              c_out_re => c_in_16_re,  -- sfix18_En15
              c_out_im => c_in_16_im,  -- sfix18_En15
              i_out => Switch_out1_16  -- ufix7
              );

  u_mandelbroot_array_instance16 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(14),
              z_in_re => std_logic_vector(Delay1_out1_re(14)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(14)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(14)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(14)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(14)),  -- ufix7
              stop_out => mandelbroot_array_out1(15),
              z_out_re => Data_Type_Conversion2_out1_15_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_15_im,  -- sfix18_En15
              c_out_re => c_in_15_re,  -- sfix18_En15
              c_out_im => c_in_15_im,  -- sfix18_En15
              i_out => Switch_out1_15  -- ufix7
              );

  u_mandelbroot_array_instance15 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(13),
              z_in_re => std_logic_vector(Delay1_out1_re(13)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(13)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(13)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(13)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(13)),  -- ufix7
              stop_out => mandelbroot_array_out1(14),
              z_out_re => Data_Type_Conversion2_out1_14_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_14_im,  -- sfix18_En15
              c_out_re => c_in_14_re,  -- sfix18_En15
              c_out_im => c_in_14_im,  -- sfix18_En15
              i_out => Switch_out1_14  -- ufix7
              );

  u_mandelbroot_array_instance14 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(12),
              z_in_re => std_logic_vector(Delay1_out1_re(12)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(12)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(12)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(12)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(12)),  -- ufix7
              stop_out => mandelbroot_array_out1(13),
              z_out_re => Data_Type_Conversion2_out1_13_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_13_im,  -- sfix18_En15
              c_out_re => c_in_13_re,  -- sfix18_En15
              c_out_im => c_in_13_im,  -- sfix18_En15
              i_out => Switch_out1_13  -- ufix7
              );

  u_mandelbroot_array_instance13 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(11),
              z_in_re => std_logic_vector(Delay1_out1_re(11)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(11)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(11)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(11)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(11)),  -- ufix7
              stop_out => mandelbroot_array_out1(12),
              z_out_re => Data_Type_Conversion2_out1_12_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_12_im,  -- sfix18_En15
              c_out_re => c_in_12_re,  -- sfix18_En15
              c_out_im => c_in_12_im,  -- sfix18_En15
              i_out => Switch_out1_12  -- ufix7
              );

  u_mandelbroot_array_instance12 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(10),
              z_in_re => std_logic_vector(Delay1_out1_re(10)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(10)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(10)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(10)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(10)),  -- ufix7
              stop_out => mandelbroot_array_out1(11),
              z_out_re => Data_Type_Conversion2_out1_11_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_11_im,  -- sfix18_En15
              c_out_re => c_in_11_re,  -- sfix18_En15
              c_out_im => c_in_11_im,  -- sfix18_En15
              i_out => Switch_out1_11  -- ufix7
              );

  u_mandelbroot_array_instance11 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(9),
              z_in_re => std_logic_vector(Delay1_out1_re(9)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(9)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(9)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(9)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(9)),  -- ufix7
              stop_out => mandelbroot_array_out1(10),
              z_out_re => Data_Type_Conversion2_out1_10_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_10_im,  -- sfix18_En15
              c_out_re => c_in_10_re,  -- sfix18_En15
              c_out_im => c_in_10_im,  -- sfix18_En15
              i_out => Switch_out1_10  -- ufix7
              );

  u_mandelbroot_array_instance10 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(8),
              z_in_re => std_logic_vector(Delay1_out1_re(8)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(8)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(8)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(8)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(8)),  -- ufix7
              stop_out => mandelbroot_array_out1(9),
              z_out_re => Data_Type_Conversion2_out1_9_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_9_im,  -- sfix18_En15
              c_out_re => c_in_9_re,  -- sfix18_En15
              c_out_im => c_in_9_im,  -- sfix18_En15
              i_out => Switch_out1_9  -- ufix7
              );

  u_mandelbroot_array_instance9 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(7),
              z_in_re => std_logic_vector(Delay1_out1_re(7)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(7)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(7)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(7)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(7)),  -- ufix7
              stop_out => mandelbroot_array_out1(8),
              z_out_re => Data_Type_Conversion2_out1_8_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_8_im,  -- sfix18_En15
              c_out_re => c_in_8_re,  -- sfix18_En15
              c_out_im => c_in_8_im,  -- sfix18_En15
              i_out => Switch_out1_8  -- ufix7
              );

  u_mandelbroot_array_instance8 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(6),
              z_in_re => std_logic_vector(Delay1_out1_re(6)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(6)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(6)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(6)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(6)),  -- ufix7
              stop_out => mandelbroot_array_out1(7),
              z_out_re => Data_Type_Conversion2_out1_7_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_7_im,  -- sfix18_En15
              c_out_re => c_in_7_re,  -- sfix18_En15
              c_out_im => c_in_7_im,  -- sfix18_En15
              i_out => Switch_out1_7  -- ufix7
              );

  u_mandelbroot_array_instance7 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(5),
              z_in_re => std_logic_vector(Delay1_out1_re(5)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(5)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(5)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(5)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(5)),  -- ufix7
              stop_out => mandelbroot_array_out1(6),
              z_out_re => Data_Type_Conversion2_out1_6_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_6_im,  -- sfix18_En15
              c_out_re => c_in_6_re,  -- sfix18_En15
              c_out_im => c_in_6_im,  -- sfix18_En15
              i_out => Switch_out1_6  -- ufix7
              );

  u_mandelbroot_array_instance6 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(4),
              z_in_re => std_logic_vector(Delay1_out1_re(4)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(4)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(4)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(4)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(4)),  -- ufix7
              stop_out => mandelbroot_array_out1(5),
              z_out_re => Data_Type_Conversion2_out1_5_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_5_im,  -- sfix18_En15
              c_out_re => c_in_5_re,  -- sfix18_En15
              c_out_im => c_in_5_im,  -- sfix18_En15
              i_out => Switch_out1_5  -- ufix7
              );

  u_mandelbroot_array_instance5 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(3),
              z_in_re => std_logic_vector(Delay1_out1_re(3)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(3)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(3)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(3)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(3)),  -- ufix7
              stop_out => mandelbroot_array_out1(4),
              z_out_re => Data_Type_Conversion2_out1_4_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_4_im,  -- sfix18_En15
              c_out_re => c_in_4_re,  -- sfix18_En15
              c_out_im => c_in_4_im,  -- sfix18_En15
              i_out => Switch_out1_4  -- ufix7
              );

  u_mandelbroot_array_instance4 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(2),
              z_in_re => std_logic_vector(Delay1_out1_re(2)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(2)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(2)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(2)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(2)),  -- ufix7
              stop_out => mandelbroot_array_out1(3),
              z_out_re => Data_Type_Conversion2_out1_3_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_3_im,  -- sfix18_En15
              c_out_re => c_in_3_re,  -- sfix18_En15
              c_out_im => c_in_3_im,  -- sfix18_En15
              i_out => Switch_out1_3  -- ufix7
              );

  u_mandelbroot_array_instance3 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(1),
              z_in_re => std_logic_vector(Delay1_out1_re(1)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(1)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(1)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(1)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(1)),  -- ufix7
              stop_out => mandelbroot_array_out1(2),
              z_out_re => Data_Type_Conversion2_out1_2_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_2_im,  -- sfix18_En15
              c_out_re => c_in_2_re,  -- sfix18_En15
              c_out_im => c_in_2_im,  -- sfix18_En15
              i_out => Switch_out1_2  -- ufix7
              );

  u_mandelbroot_array_instance2 : mandelbroot_array
    PORT MAP( stop_in => Delay_out1(0),
              z_in_re => std_logic_vector(Delay1_out1_re(0)),  -- sfix18_En15
              z_in_im => std_logic_vector(Delay1_out1_im(0)),  -- sfix18_En15
              c_in_re => std_logic_vector(Delay3_out1_re(0)),  -- sfix18_En15
              c_in_im => std_logic_vector(Delay3_out1_im(0)),  -- sfix18_En15
              i_in => std_logic_vector(Delay2_out1(0)),  -- ufix7
              stop_out => mandelbroot_array_out1(1),
              z_out_re => Data_Type_Conversion2_out1_1_re,  -- sfix18_En15
              z_out_im => Data_Type_Conversion2_out1_1_im,  -- sfix18_En15
              c_out_re => c_in_1_re,  -- sfix18_En15
              c_out_im => c_in_1_im,  -- sfix18_En15
              i_out => Switch_out1_1  -- ufix7
              );

  Constant_out1 <= '0';

  Constant2_out1 <= to_unsigned(16#7F#, 7);

  mandelbroot_array_out2_im(0) <= signed(Data_Type_Conversion2_out1_0_im);
  mandelbroot_array_out2_im(1) <= signed(Data_Type_Conversion2_out1_1_im);
  mandelbroot_array_out2_im(2) <= signed(Data_Type_Conversion2_out1_2_im);
  mandelbroot_array_out2_im(3) <= signed(Data_Type_Conversion2_out1_3_im);
  mandelbroot_array_out2_im(4) <= signed(Data_Type_Conversion2_out1_4_im);
  mandelbroot_array_out2_im(5) <= signed(Data_Type_Conversion2_out1_5_im);
  mandelbroot_array_out2_im(6) <= signed(Data_Type_Conversion2_out1_6_im);
  mandelbroot_array_out2_im(7) <= signed(Data_Type_Conversion2_out1_7_im);
  mandelbroot_array_out2_im(8) <= signed(Data_Type_Conversion2_out1_8_im);
  mandelbroot_array_out2_im(9) <= signed(Data_Type_Conversion2_out1_9_im);
  mandelbroot_array_out2_im(10) <= signed(Data_Type_Conversion2_out1_10_im);
  mandelbroot_array_out2_im(11) <= signed(Data_Type_Conversion2_out1_11_im);
  mandelbroot_array_out2_im(12) <= signed(Data_Type_Conversion2_out1_12_im);
  mandelbroot_array_out2_im(13) <= signed(Data_Type_Conversion2_out1_13_im);
  mandelbroot_array_out2_im(14) <= signed(Data_Type_Conversion2_out1_14_im);
  mandelbroot_array_out2_im(15) <= signed(Data_Type_Conversion2_out1_15_im);
  mandelbroot_array_out2_im(16) <= signed(Data_Type_Conversion2_out1_16_im);
  mandelbroot_array_out2_im(17) <= signed(Data_Type_Conversion2_out1_17_im);
  mandelbroot_array_out2_im(18) <= signed(Data_Type_Conversion2_out1_18_im);
  mandelbroot_array_out2_im(19) <= signed(Data_Type_Conversion2_out1_19_im);
  mandelbroot_array_out2_im(20) <= signed(Data_Type_Conversion2_out1_20_im);
  mandelbroot_array_out2_im(21) <= signed(Data_Type_Conversion2_out1_21_im);
  mandelbroot_array_out2_im(22) <= signed(Data_Type_Conversion2_out1_22_im);
  mandelbroot_array_out2_im(23) <= signed(Data_Type_Conversion2_out1_23_im);
  mandelbroot_array_out2_im(24) <= signed(Data_Type_Conversion2_out1_24_im);
  mandelbroot_array_out2_im(25) <= signed(Data_Type_Conversion2_out1_25_im);
  mandelbroot_array_out2_im(26) <= signed(Data_Type_Conversion2_out1_26_im);
  mandelbroot_array_out2_im(27) <= signed(Data_Type_Conversion2_out1_27_im);
  mandelbroot_array_out2_im(28) <= signed(Data_Type_Conversion2_out1_28_im);
  mandelbroot_array_out2_im(29) <= signed(Data_Type_Conversion2_out1_29_im);
  mandelbroot_array_out2_im(30) <= signed(Data_Type_Conversion2_out1_30_im);
  mandelbroot_array_out2_im(31) <= signed(Data_Type_Conversion2_out1_31_im);
  mandelbroot_array_out2_im(32) <= signed(Data_Type_Conversion2_out1_32_im);
  mandelbroot_array_out2_im(33) <= signed(Data_Type_Conversion2_out1_33_im);
  mandelbroot_array_out2_im(34) <= signed(Data_Type_Conversion2_out1_34_im);
  mandelbroot_array_out2_im(35) <= signed(Data_Type_Conversion2_out1_35_im);
  mandelbroot_array_out2_im(36) <= signed(Data_Type_Conversion2_out1_36_im);
  mandelbroot_array_out2_im(37) <= signed(Data_Type_Conversion2_out1_37_im);
  mandelbroot_array_out2_im(38) <= signed(Data_Type_Conversion2_out1_38_im);
  mandelbroot_array_out2_im(39) <= signed(Data_Type_Conversion2_out1_39_im);
  mandelbroot_array_out2_im(40) <= signed(Data_Type_Conversion2_out1_40_im);
  mandelbroot_array_out2_im(41) <= signed(Data_Type_Conversion2_out1_41_im);
  mandelbroot_array_out2_im(42) <= signed(Data_Type_Conversion2_out1_42_im);
  mandelbroot_array_out2_im(43) <= signed(Data_Type_Conversion2_out1_43_im);
  mandelbroot_array_out2_im(44) <= signed(Data_Type_Conversion2_out1_44_im);
  mandelbroot_array_out2_im(45) <= signed(Data_Type_Conversion2_out1_45_im);
  mandelbroot_array_out2_im(46) <= signed(Data_Type_Conversion2_out1_46_im);
  mandelbroot_array_out2_im(47) <= signed(Data_Type_Conversion2_out1_47_im);
  mandelbroot_array_out2_im(48) <= signed(Data_Type_Conversion2_out1_48_im);
  mandelbroot_array_out2_im(49) <= signed(Data_Type_Conversion2_out1_49_im);
  mandelbroot_array_out2_im(50) <= signed(Data_Type_Conversion2_out1_50_im);
  mandelbroot_array_out2_im(51) <= signed(Data_Type_Conversion2_out1_51_im);
  mandelbroot_array_out2_im(52) <= signed(Data_Type_Conversion2_out1_52_im);
  mandelbroot_array_out2_im(53) <= signed(Data_Type_Conversion2_out1_53_im);
  mandelbroot_array_out2_im(54) <= signed(Data_Type_Conversion2_out1_54_im);
  mandelbroot_array_out2_im(55) <= signed(Data_Type_Conversion2_out1_55_im);
  mandelbroot_array_out2_im(56) <= signed(Data_Type_Conversion2_out1_56_im);
  mandelbroot_array_out2_im(57) <= signed(Data_Type_Conversion2_out1_57_im);
  mandelbroot_array_out2_im(58) <= signed(Data_Type_Conversion2_out1_58_im);
  mandelbroot_array_out2_im(59) <= signed(Data_Type_Conversion2_out1_59_im);
  mandelbroot_array_out2_im(60) <= signed(Data_Type_Conversion2_out1_60_im);
  mandelbroot_array_out2_im(61) <= signed(Data_Type_Conversion2_out1_61_im);
  mandelbroot_array_out2_im(62) <= signed(Data_Type_Conversion2_out1_62_im);
  mandelbroot_array_out2_im(63) <= signed(Data_Type_Conversion2_out1_63_im);
  mandelbroot_array_out2_im(64) <= signed(Data_Type_Conversion2_out1_64_im);
  mandelbroot_array_out2_im(65) <= signed(Data_Type_Conversion2_out1_65_im);
  mandelbroot_array_out2_im(66) <= signed(Data_Type_Conversion2_out1_66_im);
  mandelbroot_array_out2_im(67) <= signed(Data_Type_Conversion2_out1_67_im);
  mandelbroot_array_out2_im(68) <= signed(Data_Type_Conversion2_out1_68_im);
  mandelbroot_array_out2_im(69) <= signed(Data_Type_Conversion2_out1_69_im);
  mandelbroot_array_out2_im(70) <= signed(Data_Type_Conversion2_out1_70_im);
  mandelbroot_array_out2_im(71) <= signed(Data_Type_Conversion2_out1_71_im);
  mandelbroot_array_out2_im(72) <= signed(Data_Type_Conversion2_out1_72_im);
  mandelbroot_array_out2_im(73) <= signed(Data_Type_Conversion2_out1_73_im);
  mandelbroot_array_out2_im(74) <= signed(Data_Type_Conversion2_out1_74_im);
  mandelbroot_array_out2_im(75) <= signed(Data_Type_Conversion2_out1_75_im);
  mandelbroot_array_out2_im(76) <= signed(Data_Type_Conversion2_out1_76_im);
  mandelbroot_array_out2_im(77) <= signed(Data_Type_Conversion2_out1_77_im);
  mandelbroot_array_out2_im(78) <= signed(Data_Type_Conversion2_out1_78_im);
  mandelbroot_array_out2_im(79) <= signed(Data_Type_Conversion2_out1_79_im);
  mandelbroot_array_out2_im(80) <= signed(Data_Type_Conversion2_out1_80_im);
  mandelbroot_array_out2_im(81) <= signed(Data_Type_Conversion2_out1_81_im);
  mandelbroot_array_out2_im(82) <= signed(Data_Type_Conversion2_out1_82_im);
  mandelbroot_array_out2_im(83) <= signed(Data_Type_Conversion2_out1_83_im);
  mandelbroot_array_out2_im(84) <= signed(Data_Type_Conversion2_out1_84_im);
  mandelbroot_array_out2_im(85) <= signed(Data_Type_Conversion2_out1_85_im);
  mandelbroot_array_out2_im(86) <= signed(Data_Type_Conversion2_out1_86_im);
  mandelbroot_array_out2_im(87) <= signed(Data_Type_Conversion2_out1_87_im);
  mandelbroot_array_out2_im(88) <= signed(Data_Type_Conversion2_out1_88_im);
  mandelbroot_array_out2_im(89) <= signed(Data_Type_Conversion2_out1_89_im);
  mandelbroot_array_out2_im(90) <= signed(Data_Type_Conversion2_out1_90_im);
  mandelbroot_array_out2_im(91) <= signed(Data_Type_Conversion2_out1_91_im);
  mandelbroot_array_out2_im(92) <= signed(Data_Type_Conversion2_out1_92_im);
  mandelbroot_array_out2_im(93) <= signed(Data_Type_Conversion2_out1_93_im);
  mandelbroot_array_out2_im(94) <= signed(Data_Type_Conversion2_out1_94_im);
  mandelbroot_array_out2_im(95) <= signed(Data_Type_Conversion2_out1_95_im);
  mandelbroot_array_out2_im(96) <= signed(Data_Type_Conversion2_out1_96_im);
  mandelbroot_array_out2_im(97) <= signed(Data_Type_Conversion2_out1_97_im);
  mandelbroot_array_out2_im(98) <= signed(Data_Type_Conversion2_out1_98_im);
  mandelbroot_array_out2_im(99) <= signed(Data_Type_Conversion2_out1_99_im);
  mandelbroot_array_out2_im(100) <= signed(Data_Type_Conversion2_out1_100_im);
  mandelbroot_array_out2_im(101) <= signed(Data_Type_Conversion2_out1_101_im);
  mandelbroot_array_out2_im(102) <= signed(Data_Type_Conversion2_out1_102_im);
  mandelbroot_array_out2_im(103) <= signed(Data_Type_Conversion2_out1_103_im);
  mandelbroot_array_out2_im(104) <= signed(Data_Type_Conversion2_out1_104_im);
  mandelbroot_array_out2_im(105) <= signed(Data_Type_Conversion2_out1_105_im);
  mandelbroot_array_out2_im(106) <= signed(Data_Type_Conversion2_out1_106_im);
  mandelbroot_array_out2_im(107) <= signed(Data_Type_Conversion2_out1_107_im);
  mandelbroot_array_out2_im(108) <= signed(Data_Type_Conversion2_out1_108_im);
  mandelbroot_array_out2_im(109) <= signed(Data_Type_Conversion2_out1_109_im);
  mandelbroot_array_out2_im(110) <= signed(Data_Type_Conversion2_out1_110_im);
  mandelbroot_array_out2_im(111) <= signed(Data_Type_Conversion2_out1_111_im);
  mandelbroot_array_out2_im(112) <= signed(Data_Type_Conversion2_out1_112_im);
  mandelbroot_array_out2_im(113) <= signed(Data_Type_Conversion2_out1_113_im);
  mandelbroot_array_out2_im(114) <= signed(Data_Type_Conversion2_out1_114_im);
  mandelbroot_array_out2_im(115) <= signed(Data_Type_Conversion2_out1_115_im);
  mandelbroot_array_out2_im(116) <= signed(Data_Type_Conversion2_out1_116_im);
  mandelbroot_array_out2_im(117) <= signed(Data_Type_Conversion2_out1_117_im);
  mandelbroot_array_out2_im(118) <= signed(Data_Type_Conversion2_out1_118_im);
  mandelbroot_array_out2_im(119) <= signed(Data_Type_Conversion2_out1_119_im);
  mandelbroot_array_out2_im(120) <= signed(Data_Type_Conversion2_out1_120_im);
  mandelbroot_array_out2_im(121) <= signed(Data_Type_Conversion2_out1_121_im);
  mandelbroot_array_out2_im(122) <= signed(Data_Type_Conversion2_out1_122_im);
  mandelbroot_array_out2_im(123) <= signed(Data_Type_Conversion2_out1_123_im);
  mandelbroot_array_out2_im(124) <= signed(Data_Type_Conversion2_out1_124_im);
  mandelbroot_array_out2_im(125) <= signed(Data_Type_Conversion2_out1_125_im);
  mandelbroot_array_out2_im(126) <= signed(Data_Type_Conversion2_out1_126_im);
  mandelbroot_array_out2_im(127) <= signed(Data_Type_Conversion2_out1_127_im);

  mandelbroot_array_out3_im(0) <= signed(c_in_0_im);
  mandelbroot_array_out3_im(1) <= signed(c_in_1_im);
  mandelbroot_array_out3_im(2) <= signed(c_in_2_im);
  mandelbroot_array_out3_im(3) <= signed(c_in_3_im);
  mandelbroot_array_out3_im(4) <= signed(c_in_4_im);
  mandelbroot_array_out3_im(5) <= signed(c_in_5_im);
  mandelbroot_array_out3_im(6) <= signed(c_in_6_im);
  mandelbroot_array_out3_im(7) <= signed(c_in_7_im);
  mandelbroot_array_out3_im(8) <= signed(c_in_8_im);
  mandelbroot_array_out3_im(9) <= signed(c_in_9_im);
  mandelbroot_array_out3_im(10) <= signed(c_in_10_im);
  mandelbroot_array_out3_im(11) <= signed(c_in_11_im);
  mandelbroot_array_out3_im(12) <= signed(c_in_12_im);
  mandelbroot_array_out3_im(13) <= signed(c_in_13_im);
  mandelbroot_array_out3_im(14) <= signed(c_in_14_im);
  mandelbroot_array_out3_im(15) <= signed(c_in_15_im);
  mandelbroot_array_out3_im(16) <= signed(c_in_16_im);
  mandelbroot_array_out3_im(17) <= signed(c_in_17_im);
  mandelbroot_array_out3_im(18) <= signed(c_in_18_im);
  mandelbroot_array_out3_im(19) <= signed(c_in_19_im);
  mandelbroot_array_out3_im(20) <= signed(c_in_20_im);
  mandelbroot_array_out3_im(21) <= signed(c_in_21_im);
  mandelbroot_array_out3_im(22) <= signed(c_in_22_im);
  mandelbroot_array_out3_im(23) <= signed(c_in_23_im);
  mandelbroot_array_out3_im(24) <= signed(c_in_24_im);
  mandelbroot_array_out3_im(25) <= signed(c_in_25_im);
  mandelbroot_array_out3_im(26) <= signed(c_in_26_im);
  mandelbroot_array_out3_im(27) <= signed(c_in_27_im);
  mandelbroot_array_out3_im(28) <= signed(c_in_28_im);
  mandelbroot_array_out3_im(29) <= signed(c_in_29_im);
  mandelbroot_array_out3_im(30) <= signed(c_in_30_im);
  mandelbroot_array_out3_im(31) <= signed(c_in_31_im);
  mandelbroot_array_out3_im(32) <= signed(c_in_32_im);
  mandelbroot_array_out3_im(33) <= signed(c_in_33_im);
  mandelbroot_array_out3_im(34) <= signed(c_in_34_im);
  mandelbroot_array_out3_im(35) <= signed(c_in_35_im);
  mandelbroot_array_out3_im(36) <= signed(c_in_36_im);
  mandelbroot_array_out3_im(37) <= signed(c_in_37_im);
  mandelbroot_array_out3_im(38) <= signed(c_in_38_im);
  mandelbroot_array_out3_im(39) <= signed(c_in_39_im);
  mandelbroot_array_out3_im(40) <= signed(c_in_40_im);
  mandelbroot_array_out3_im(41) <= signed(c_in_41_im);
  mandelbroot_array_out3_im(42) <= signed(c_in_42_im);
  mandelbroot_array_out3_im(43) <= signed(c_in_43_im);
  mandelbroot_array_out3_im(44) <= signed(c_in_44_im);
  mandelbroot_array_out3_im(45) <= signed(c_in_45_im);
  mandelbroot_array_out3_im(46) <= signed(c_in_46_im);
  mandelbroot_array_out3_im(47) <= signed(c_in_47_im);
  mandelbroot_array_out3_im(48) <= signed(c_in_48_im);
  mandelbroot_array_out3_im(49) <= signed(c_in_49_im);
  mandelbroot_array_out3_im(50) <= signed(c_in_50_im);
  mandelbroot_array_out3_im(51) <= signed(c_in_51_im);
  mandelbroot_array_out3_im(52) <= signed(c_in_52_im);
  mandelbroot_array_out3_im(53) <= signed(c_in_53_im);
  mandelbroot_array_out3_im(54) <= signed(c_in_54_im);
  mandelbroot_array_out3_im(55) <= signed(c_in_55_im);
  mandelbroot_array_out3_im(56) <= signed(c_in_56_im);
  mandelbroot_array_out3_im(57) <= signed(c_in_57_im);
  mandelbroot_array_out3_im(58) <= signed(c_in_58_im);
  mandelbroot_array_out3_im(59) <= signed(c_in_59_im);
  mandelbroot_array_out3_im(60) <= signed(c_in_60_im);
  mandelbroot_array_out3_im(61) <= signed(c_in_61_im);
  mandelbroot_array_out3_im(62) <= signed(c_in_62_im);
  mandelbroot_array_out3_im(63) <= signed(c_in_63_im);
  mandelbroot_array_out3_im(64) <= signed(c_in_64_im);
  mandelbroot_array_out3_im(65) <= signed(c_in_65_im);
  mandelbroot_array_out3_im(66) <= signed(c_in_66_im);
  mandelbroot_array_out3_im(67) <= signed(c_in_67_im);
  mandelbroot_array_out3_im(68) <= signed(c_in_68_im);
  mandelbroot_array_out3_im(69) <= signed(c_in_69_im);
  mandelbroot_array_out3_im(70) <= signed(c_in_70_im);
  mandelbroot_array_out3_im(71) <= signed(c_in_71_im);
  mandelbroot_array_out3_im(72) <= signed(c_in_72_im);
  mandelbroot_array_out3_im(73) <= signed(c_in_73_im);
  mandelbroot_array_out3_im(74) <= signed(c_in_74_im);
  mandelbroot_array_out3_im(75) <= signed(c_in_75_im);
  mandelbroot_array_out3_im(76) <= signed(c_in_76_im);
  mandelbroot_array_out3_im(77) <= signed(c_in_77_im);
  mandelbroot_array_out3_im(78) <= signed(c_in_78_im);
  mandelbroot_array_out3_im(79) <= signed(c_in_79_im);
  mandelbroot_array_out3_im(80) <= signed(c_in_80_im);
  mandelbroot_array_out3_im(81) <= signed(c_in_81_im);
  mandelbroot_array_out3_im(82) <= signed(c_in_82_im);
  mandelbroot_array_out3_im(83) <= signed(c_in_83_im);
  mandelbroot_array_out3_im(84) <= signed(c_in_84_im);
  mandelbroot_array_out3_im(85) <= signed(c_in_85_im);
  mandelbroot_array_out3_im(86) <= signed(c_in_86_im);
  mandelbroot_array_out3_im(87) <= signed(c_in_87_im);
  mandelbroot_array_out3_im(88) <= signed(c_in_88_im);
  mandelbroot_array_out3_im(89) <= signed(c_in_89_im);
  mandelbroot_array_out3_im(90) <= signed(c_in_90_im);
  mandelbroot_array_out3_im(91) <= signed(c_in_91_im);
  mandelbroot_array_out3_im(92) <= signed(c_in_92_im);
  mandelbroot_array_out3_im(93) <= signed(c_in_93_im);
  mandelbroot_array_out3_im(94) <= signed(c_in_94_im);
  mandelbroot_array_out3_im(95) <= signed(c_in_95_im);
  mandelbroot_array_out3_im(96) <= signed(c_in_96_im);
  mandelbroot_array_out3_im(97) <= signed(c_in_97_im);
  mandelbroot_array_out3_im(98) <= signed(c_in_98_im);
  mandelbroot_array_out3_im(99) <= signed(c_in_99_im);
  mandelbroot_array_out3_im(100) <= signed(c_in_100_im);
  mandelbroot_array_out3_im(101) <= signed(c_in_101_im);
  mandelbroot_array_out3_im(102) <= signed(c_in_102_im);
  mandelbroot_array_out3_im(103) <= signed(c_in_103_im);
  mandelbroot_array_out3_im(104) <= signed(c_in_104_im);
  mandelbroot_array_out3_im(105) <= signed(c_in_105_im);
  mandelbroot_array_out3_im(106) <= signed(c_in_106_im);
  mandelbroot_array_out3_im(107) <= signed(c_in_107_im);
  mandelbroot_array_out3_im(108) <= signed(c_in_108_im);
  mandelbroot_array_out3_im(109) <= signed(c_in_109_im);
  mandelbroot_array_out3_im(110) <= signed(c_in_110_im);
  mandelbroot_array_out3_im(111) <= signed(c_in_111_im);
  mandelbroot_array_out3_im(112) <= signed(c_in_112_im);
  mandelbroot_array_out3_im(113) <= signed(c_in_113_im);
  mandelbroot_array_out3_im(114) <= signed(c_in_114_im);
  mandelbroot_array_out3_im(115) <= signed(c_in_115_im);
  mandelbroot_array_out3_im(116) <= signed(c_in_116_im);
  mandelbroot_array_out3_im(117) <= signed(c_in_117_im);
  mandelbroot_array_out3_im(118) <= signed(c_in_118_im);
  mandelbroot_array_out3_im(119) <= signed(c_in_119_im);
  mandelbroot_array_out3_im(120) <= signed(c_in_120_im);
  mandelbroot_array_out3_im(121) <= signed(c_in_121_im);
  mandelbroot_array_out3_im(122) <= signed(c_in_122_im);
  mandelbroot_array_out3_im(123) <= signed(c_in_123_im);
  mandelbroot_array_out3_im(124) <= signed(c_in_124_im);
  mandelbroot_array_out3_im(125) <= signed(c_in_125_im);
  mandelbroot_array_out3_im(126) <= signed(c_in_126_im);
  mandelbroot_array_out3_im(127) <= signed(c_in_127_im);

  mandelbroot_array_out3_re(0) <= signed(c_in_0_re);
  mandelbroot_array_out3_re(1) <= signed(c_in_1_re);
  mandelbroot_array_out3_re(2) <= signed(c_in_2_re);
  mandelbroot_array_out3_re(3) <= signed(c_in_3_re);
  mandelbroot_array_out3_re(4) <= signed(c_in_4_re);
  mandelbroot_array_out3_re(5) <= signed(c_in_5_re);
  mandelbroot_array_out3_re(6) <= signed(c_in_6_re);
  mandelbroot_array_out3_re(7) <= signed(c_in_7_re);
  mandelbroot_array_out3_re(8) <= signed(c_in_8_re);
  mandelbroot_array_out3_re(9) <= signed(c_in_9_re);
  mandelbroot_array_out3_re(10) <= signed(c_in_10_re);
  mandelbroot_array_out3_re(11) <= signed(c_in_11_re);
  mandelbroot_array_out3_re(12) <= signed(c_in_12_re);
  mandelbroot_array_out3_re(13) <= signed(c_in_13_re);
  mandelbroot_array_out3_re(14) <= signed(c_in_14_re);
  mandelbroot_array_out3_re(15) <= signed(c_in_15_re);
  mandelbroot_array_out3_re(16) <= signed(c_in_16_re);
  mandelbroot_array_out3_re(17) <= signed(c_in_17_re);
  mandelbroot_array_out3_re(18) <= signed(c_in_18_re);
  mandelbroot_array_out3_re(19) <= signed(c_in_19_re);
  mandelbroot_array_out3_re(20) <= signed(c_in_20_re);
  mandelbroot_array_out3_re(21) <= signed(c_in_21_re);
  mandelbroot_array_out3_re(22) <= signed(c_in_22_re);
  mandelbroot_array_out3_re(23) <= signed(c_in_23_re);
  mandelbroot_array_out3_re(24) <= signed(c_in_24_re);
  mandelbroot_array_out3_re(25) <= signed(c_in_25_re);
  mandelbroot_array_out3_re(26) <= signed(c_in_26_re);
  mandelbroot_array_out3_re(27) <= signed(c_in_27_re);
  mandelbroot_array_out3_re(28) <= signed(c_in_28_re);
  mandelbroot_array_out3_re(29) <= signed(c_in_29_re);
  mandelbroot_array_out3_re(30) <= signed(c_in_30_re);
  mandelbroot_array_out3_re(31) <= signed(c_in_31_re);
  mandelbroot_array_out3_re(32) <= signed(c_in_32_re);
  mandelbroot_array_out3_re(33) <= signed(c_in_33_re);
  mandelbroot_array_out3_re(34) <= signed(c_in_34_re);
  mandelbroot_array_out3_re(35) <= signed(c_in_35_re);
  mandelbroot_array_out3_re(36) <= signed(c_in_36_re);
  mandelbroot_array_out3_re(37) <= signed(c_in_37_re);
  mandelbroot_array_out3_re(38) <= signed(c_in_38_re);
  mandelbroot_array_out3_re(39) <= signed(c_in_39_re);
  mandelbroot_array_out3_re(40) <= signed(c_in_40_re);
  mandelbroot_array_out3_re(41) <= signed(c_in_41_re);
  mandelbroot_array_out3_re(42) <= signed(c_in_42_re);
  mandelbroot_array_out3_re(43) <= signed(c_in_43_re);
  mandelbroot_array_out3_re(44) <= signed(c_in_44_re);
  mandelbroot_array_out3_re(45) <= signed(c_in_45_re);
  mandelbroot_array_out3_re(46) <= signed(c_in_46_re);
  mandelbroot_array_out3_re(47) <= signed(c_in_47_re);
  mandelbroot_array_out3_re(48) <= signed(c_in_48_re);
  mandelbroot_array_out3_re(49) <= signed(c_in_49_re);
  mandelbroot_array_out3_re(50) <= signed(c_in_50_re);
  mandelbroot_array_out3_re(51) <= signed(c_in_51_re);
  mandelbroot_array_out3_re(52) <= signed(c_in_52_re);
  mandelbroot_array_out3_re(53) <= signed(c_in_53_re);
  mandelbroot_array_out3_re(54) <= signed(c_in_54_re);
  mandelbroot_array_out3_re(55) <= signed(c_in_55_re);
  mandelbroot_array_out3_re(56) <= signed(c_in_56_re);
  mandelbroot_array_out3_re(57) <= signed(c_in_57_re);
  mandelbroot_array_out3_re(58) <= signed(c_in_58_re);
  mandelbroot_array_out3_re(59) <= signed(c_in_59_re);
  mandelbroot_array_out3_re(60) <= signed(c_in_60_re);
  mandelbroot_array_out3_re(61) <= signed(c_in_61_re);
  mandelbroot_array_out3_re(62) <= signed(c_in_62_re);
  mandelbroot_array_out3_re(63) <= signed(c_in_63_re);
  mandelbroot_array_out3_re(64) <= signed(c_in_64_re);
  mandelbroot_array_out3_re(65) <= signed(c_in_65_re);
  mandelbroot_array_out3_re(66) <= signed(c_in_66_re);
  mandelbroot_array_out3_re(67) <= signed(c_in_67_re);
  mandelbroot_array_out3_re(68) <= signed(c_in_68_re);
  mandelbroot_array_out3_re(69) <= signed(c_in_69_re);
  mandelbroot_array_out3_re(70) <= signed(c_in_70_re);
  mandelbroot_array_out3_re(71) <= signed(c_in_71_re);
  mandelbroot_array_out3_re(72) <= signed(c_in_72_re);
  mandelbroot_array_out3_re(73) <= signed(c_in_73_re);
  mandelbroot_array_out3_re(74) <= signed(c_in_74_re);
  mandelbroot_array_out3_re(75) <= signed(c_in_75_re);
  mandelbroot_array_out3_re(76) <= signed(c_in_76_re);
  mandelbroot_array_out3_re(77) <= signed(c_in_77_re);
  mandelbroot_array_out3_re(78) <= signed(c_in_78_re);
  mandelbroot_array_out3_re(79) <= signed(c_in_79_re);
  mandelbroot_array_out3_re(80) <= signed(c_in_80_re);
  mandelbroot_array_out3_re(81) <= signed(c_in_81_re);
  mandelbroot_array_out3_re(82) <= signed(c_in_82_re);
  mandelbroot_array_out3_re(83) <= signed(c_in_83_re);
  mandelbroot_array_out3_re(84) <= signed(c_in_84_re);
  mandelbroot_array_out3_re(85) <= signed(c_in_85_re);
  mandelbroot_array_out3_re(86) <= signed(c_in_86_re);
  mandelbroot_array_out3_re(87) <= signed(c_in_87_re);
  mandelbroot_array_out3_re(88) <= signed(c_in_88_re);
  mandelbroot_array_out3_re(89) <= signed(c_in_89_re);
  mandelbroot_array_out3_re(90) <= signed(c_in_90_re);
  mandelbroot_array_out3_re(91) <= signed(c_in_91_re);
  mandelbroot_array_out3_re(92) <= signed(c_in_92_re);
  mandelbroot_array_out3_re(93) <= signed(c_in_93_re);
  mandelbroot_array_out3_re(94) <= signed(c_in_94_re);
  mandelbroot_array_out3_re(95) <= signed(c_in_95_re);
  mandelbroot_array_out3_re(96) <= signed(c_in_96_re);
  mandelbroot_array_out3_re(97) <= signed(c_in_97_re);
  mandelbroot_array_out3_re(98) <= signed(c_in_98_re);
  mandelbroot_array_out3_re(99) <= signed(c_in_99_re);
  mandelbroot_array_out3_re(100) <= signed(c_in_100_re);
  mandelbroot_array_out3_re(101) <= signed(c_in_101_re);
  mandelbroot_array_out3_re(102) <= signed(c_in_102_re);
  mandelbroot_array_out3_re(103) <= signed(c_in_103_re);
  mandelbroot_array_out3_re(104) <= signed(c_in_104_re);
  mandelbroot_array_out3_re(105) <= signed(c_in_105_re);
  mandelbroot_array_out3_re(106) <= signed(c_in_106_re);
  mandelbroot_array_out3_re(107) <= signed(c_in_107_re);
  mandelbroot_array_out3_re(108) <= signed(c_in_108_re);
  mandelbroot_array_out3_re(109) <= signed(c_in_109_re);
  mandelbroot_array_out3_re(110) <= signed(c_in_110_re);
  mandelbroot_array_out3_re(111) <= signed(c_in_111_re);
  mandelbroot_array_out3_re(112) <= signed(c_in_112_re);
  mandelbroot_array_out3_re(113) <= signed(c_in_113_re);
  mandelbroot_array_out3_re(114) <= signed(c_in_114_re);
  mandelbroot_array_out3_re(115) <= signed(c_in_115_re);
  mandelbroot_array_out3_re(116) <= signed(c_in_116_re);
  mandelbroot_array_out3_re(117) <= signed(c_in_117_re);
  mandelbroot_array_out3_re(118) <= signed(c_in_118_re);
  mandelbroot_array_out3_re(119) <= signed(c_in_119_re);
  mandelbroot_array_out3_re(120) <= signed(c_in_120_re);
  mandelbroot_array_out3_re(121) <= signed(c_in_121_re);
  mandelbroot_array_out3_re(122) <= signed(c_in_122_re);
  mandelbroot_array_out3_re(123) <= signed(c_in_123_re);
  mandelbroot_array_out3_re(124) <= signed(c_in_124_re);
  mandelbroot_array_out3_re(125) <= signed(c_in_125_re);
  mandelbroot_array_out3_re(126) <= signed(c_in_126_re);
  mandelbroot_array_out3_re(127) <= signed(c_in_127_re);

  Delay3_process : PROCESS (i_clk, i_reset_n)
  BEGIN
    IF i_reset_n = '0' THEN
      Delay3_out1_re <= (OTHERS => to_signed(16#00000#, 18));
      Delay3_out1_im <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF i_clk'EVENT AND i_clk = '1' THEN
      Delay3_out1_re <= mandelbroot_array_out3_re;
      Delay3_out1_im <= mandelbroot_array_out3_im;
    END IF;
  END PROCESS Delay3_process;


  mandelbroot_array_out2_re(0) <= signed(Data_Type_Conversion2_out1_0_re);
  mandelbroot_array_out2_re(1) <= signed(Data_Type_Conversion2_out1_1_re);
  mandelbroot_array_out2_re(2) <= signed(Data_Type_Conversion2_out1_2_re);
  mandelbroot_array_out2_re(3) <= signed(Data_Type_Conversion2_out1_3_re);
  mandelbroot_array_out2_re(4) <= signed(Data_Type_Conversion2_out1_4_re);
  mandelbroot_array_out2_re(5) <= signed(Data_Type_Conversion2_out1_5_re);
  mandelbroot_array_out2_re(6) <= signed(Data_Type_Conversion2_out1_6_re);
  mandelbroot_array_out2_re(7) <= signed(Data_Type_Conversion2_out1_7_re);
  mandelbroot_array_out2_re(8) <= signed(Data_Type_Conversion2_out1_8_re);
  mandelbroot_array_out2_re(9) <= signed(Data_Type_Conversion2_out1_9_re);
  mandelbroot_array_out2_re(10) <= signed(Data_Type_Conversion2_out1_10_re);
  mandelbroot_array_out2_re(11) <= signed(Data_Type_Conversion2_out1_11_re);
  mandelbroot_array_out2_re(12) <= signed(Data_Type_Conversion2_out1_12_re);
  mandelbroot_array_out2_re(13) <= signed(Data_Type_Conversion2_out1_13_re);
  mandelbroot_array_out2_re(14) <= signed(Data_Type_Conversion2_out1_14_re);
  mandelbroot_array_out2_re(15) <= signed(Data_Type_Conversion2_out1_15_re);
  mandelbroot_array_out2_re(16) <= signed(Data_Type_Conversion2_out1_16_re);
  mandelbroot_array_out2_re(17) <= signed(Data_Type_Conversion2_out1_17_re);
  mandelbroot_array_out2_re(18) <= signed(Data_Type_Conversion2_out1_18_re);
  mandelbroot_array_out2_re(19) <= signed(Data_Type_Conversion2_out1_19_re);
  mandelbroot_array_out2_re(20) <= signed(Data_Type_Conversion2_out1_20_re);
  mandelbroot_array_out2_re(21) <= signed(Data_Type_Conversion2_out1_21_re);
  mandelbroot_array_out2_re(22) <= signed(Data_Type_Conversion2_out1_22_re);
  mandelbroot_array_out2_re(23) <= signed(Data_Type_Conversion2_out1_23_re);
  mandelbroot_array_out2_re(24) <= signed(Data_Type_Conversion2_out1_24_re);
  mandelbroot_array_out2_re(25) <= signed(Data_Type_Conversion2_out1_25_re);
  mandelbroot_array_out2_re(26) <= signed(Data_Type_Conversion2_out1_26_re);
  mandelbroot_array_out2_re(27) <= signed(Data_Type_Conversion2_out1_27_re);
  mandelbroot_array_out2_re(28) <= signed(Data_Type_Conversion2_out1_28_re);
  mandelbroot_array_out2_re(29) <= signed(Data_Type_Conversion2_out1_29_re);
  mandelbroot_array_out2_re(30) <= signed(Data_Type_Conversion2_out1_30_re);
  mandelbroot_array_out2_re(31) <= signed(Data_Type_Conversion2_out1_31_re);
  mandelbroot_array_out2_re(32) <= signed(Data_Type_Conversion2_out1_32_re);
  mandelbroot_array_out2_re(33) <= signed(Data_Type_Conversion2_out1_33_re);
  mandelbroot_array_out2_re(34) <= signed(Data_Type_Conversion2_out1_34_re);
  mandelbroot_array_out2_re(35) <= signed(Data_Type_Conversion2_out1_35_re);
  mandelbroot_array_out2_re(36) <= signed(Data_Type_Conversion2_out1_36_re);
  mandelbroot_array_out2_re(37) <= signed(Data_Type_Conversion2_out1_37_re);
  mandelbroot_array_out2_re(38) <= signed(Data_Type_Conversion2_out1_38_re);
  mandelbroot_array_out2_re(39) <= signed(Data_Type_Conversion2_out1_39_re);
  mandelbroot_array_out2_re(40) <= signed(Data_Type_Conversion2_out1_40_re);
  mandelbroot_array_out2_re(41) <= signed(Data_Type_Conversion2_out1_41_re);
  mandelbroot_array_out2_re(42) <= signed(Data_Type_Conversion2_out1_42_re);
  mandelbroot_array_out2_re(43) <= signed(Data_Type_Conversion2_out1_43_re);
  mandelbroot_array_out2_re(44) <= signed(Data_Type_Conversion2_out1_44_re);
  mandelbroot_array_out2_re(45) <= signed(Data_Type_Conversion2_out1_45_re);
  mandelbroot_array_out2_re(46) <= signed(Data_Type_Conversion2_out1_46_re);
  mandelbroot_array_out2_re(47) <= signed(Data_Type_Conversion2_out1_47_re);
  mandelbroot_array_out2_re(48) <= signed(Data_Type_Conversion2_out1_48_re);
  mandelbroot_array_out2_re(49) <= signed(Data_Type_Conversion2_out1_49_re);
  mandelbroot_array_out2_re(50) <= signed(Data_Type_Conversion2_out1_50_re);
  mandelbroot_array_out2_re(51) <= signed(Data_Type_Conversion2_out1_51_re);
  mandelbroot_array_out2_re(52) <= signed(Data_Type_Conversion2_out1_52_re);
  mandelbroot_array_out2_re(53) <= signed(Data_Type_Conversion2_out1_53_re);
  mandelbroot_array_out2_re(54) <= signed(Data_Type_Conversion2_out1_54_re);
  mandelbroot_array_out2_re(55) <= signed(Data_Type_Conversion2_out1_55_re);
  mandelbroot_array_out2_re(56) <= signed(Data_Type_Conversion2_out1_56_re);
  mandelbroot_array_out2_re(57) <= signed(Data_Type_Conversion2_out1_57_re);
  mandelbroot_array_out2_re(58) <= signed(Data_Type_Conversion2_out1_58_re);
  mandelbroot_array_out2_re(59) <= signed(Data_Type_Conversion2_out1_59_re);
  mandelbroot_array_out2_re(60) <= signed(Data_Type_Conversion2_out1_60_re);
  mandelbroot_array_out2_re(61) <= signed(Data_Type_Conversion2_out1_61_re);
  mandelbroot_array_out2_re(62) <= signed(Data_Type_Conversion2_out1_62_re);
  mandelbroot_array_out2_re(63) <= signed(Data_Type_Conversion2_out1_63_re);
  mandelbroot_array_out2_re(64) <= signed(Data_Type_Conversion2_out1_64_re);
  mandelbroot_array_out2_re(65) <= signed(Data_Type_Conversion2_out1_65_re);
  mandelbroot_array_out2_re(66) <= signed(Data_Type_Conversion2_out1_66_re);
  mandelbroot_array_out2_re(67) <= signed(Data_Type_Conversion2_out1_67_re);
  mandelbroot_array_out2_re(68) <= signed(Data_Type_Conversion2_out1_68_re);
  mandelbroot_array_out2_re(69) <= signed(Data_Type_Conversion2_out1_69_re);
  mandelbroot_array_out2_re(70) <= signed(Data_Type_Conversion2_out1_70_re);
  mandelbroot_array_out2_re(71) <= signed(Data_Type_Conversion2_out1_71_re);
  mandelbroot_array_out2_re(72) <= signed(Data_Type_Conversion2_out1_72_re);
  mandelbroot_array_out2_re(73) <= signed(Data_Type_Conversion2_out1_73_re);
  mandelbroot_array_out2_re(74) <= signed(Data_Type_Conversion2_out1_74_re);
  mandelbroot_array_out2_re(75) <= signed(Data_Type_Conversion2_out1_75_re);
  mandelbroot_array_out2_re(76) <= signed(Data_Type_Conversion2_out1_76_re);
  mandelbroot_array_out2_re(77) <= signed(Data_Type_Conversion2_out1_77_re);
  mandelbroot_array_out2_re(78) <= signed(Data_Type_Conversion2_out1_78_re);
  mandelbroot_array_out2_re(79) <= signed(Data_Type_Conversion2_out1_79_re);
  mandelbroot_array_out2_re(80) <= signed(Data_Type_Conversion2_out1_80_re);
  mandelbroot_array_out2_re(81) <= signed(Data_Type_Conversion2_out1_81_re);
  mandelbroot_array_out2_re(82) <= signed(Data_Type_Conversion2_out1_82_re);
  mandelbroot_array_out2_re(83) <= signed(Data_Type_Conversion2_out1_83_re);
  mandelbroot_array_out2_re(84) <= signed(Data_Type_Conversion2_out1_84_re);
  mandelbroot_array_out2_re(85) <= signed(Data_Type_Conversion2_out1_85_re);
  mandelbroot_array_out2_re(86) <= signed(Data_Type_Conversion2_out1_86_re);
  mandelbroot_array_out2_re(87) <= signed(Data_Type_Conversion2_out1_87_re);
  mandelbroot_array_out2_re(88) <= signed(Data_Type_Conversion2_out1_88_re);
  mandelbroot_array_out2_re(89) <= signed(Data_Type_Conversion2_out1_89_re);
  mandelbroot_array_out2_re(90) <= signed(Data_Type_Conversion2_out1_90_re);
  mandelbroot_array_out2_re(91) <= signed(Data_Type_Conversion2_out1_91_re);
  mandelbroot_array_out2_re(92) <= signed(Data_Type_Conversion2_out1_92_re);
  mandelbroot_array_out2_re(93) <= signed(Data_Type_Conversion2_out1_93_re);
  mandelbroot_array_out2_re(94) <= signed(Data_Type_Conversion2_out1_94_re);
  mandelbroot_array_out2_re(95) <= signed(Data_Type_Conversion2_out1_95_re);
  mandelbroot_array_out2_re(96) <= signed(Data_Type_Conversion2_out1_96_re);
  mandelbroot_array_out2_re(97) <= signed(Data_Type_Conversion2_out1_97_re);
  mandelbroot_array_out2_re(98) <= signed(Data_Type_Conversion2_out1_98_re);
  mandelbroot_array_out2_re(99) <= signed(Data_Type_Conversion2_out1_99_re);
  mandelbroot_array_out2_re(100) <= signed(Data_Type_Conversion2_out1_100_re);
  mandelbroot_array_out2_re(101) <= signed(Data_Type_Conversion2_out1_101_re);
  mandelbroot_array_out2_re(102) <= signed(Data_Type_Conversion2_out1_102_re);
  mandelbroot_array_out2_re(103) <= signed(Data_Type_Conversion2_out1_103_re);
  mandelbroot_array_out2_re(104) <= signed(Data_Type_Conversion2_out1_104_re);
  mandelbroot_array_out2_re(105) <= signed(Data_Type_Conversion2_out1_105_re);
  mandelbroot_array_out2_re(106) <= signed(Data_Type_Conversion2_out1_106_re);
  mandelbroot_array_out2_re(107) <= signed(Data_Type_Conversion2_out1_107_re);
  mandelbroot_array_out2_re(108) <= signed(Data_Type_Conversion2_out1_108_re);
  mandelbroot_array_out2_re(109) <= signed(Data_Type_Conversion2_out1_109_re);
  mandelbroot_array_out2_re(110) <= signed(Data_Type_Conversion2_out1_110_re);
  mandelbroot_array_out2_re(111) <= signed(Data_Type_Conversion2_out1_111_re);
  mandelbroot_array_out2_re(112) <= signed(Data_Type_Conversion2_out1_112_re);
  mandelbroot_array_out2_re(113) <= signed(Data_Type_Conversion2_out1_113_re);
  mandelbroot_array_out2_re(114) <= signed(Data_Type_Conversion2_out1_114_re);
  mandelbroot_array_out2_re(115) <= signed(Data_Type_Conversion2_out1_115_re);
  mandelbroot_array_out2_re(116) <= signed(Data_Type_Conversion2_out1_116_re);
  mandelbroot_array_out2_re(117) <= signed(Data_Type_Conversion2_out1_117_re);
  mandelbroot_array_out2_re(118) <= signed(Data_Type_Conversion2_out1_118_re);
  mandelbroot_array_out2_re(119) <= signed(Data_Type_Conversion2_out1_119_re);
  mandelbroot_array_out2_re(120) <= signed(Data_Type_Conversion2_out1_120_re);
  mandelbroot_array_out2_re(121) <= signed(Data_Type_Conversion2_out1_121_re);
  mandelbroot_array_out2_re(122) <= signed(Data_Type_Conversion2_out1_122_re);
  mandelbroot_array_out2_re(123) <= signed(Data_Type_Conversion2_out1_123_re);
  mandelbroot_array_out2_re(124) <= signed(Data_Type_Conversion2_out1_124_re);
  mandelbroot_array_out2_re(125) <= signed(Data_Type_Conversion2_out1_125_re);
  mandelbroot_array_out2_re(126) <= signed(Data_Type_Conversion2_out1_126_re);
  mandelbroot_array_out2_re(127) <= signed(Data_Type_Conversion2_out1_127_re);

  Delay1_process : PROCESS (i_clk, i_reset_n)
  BEGIN
    IF i_reset_n = '0' THEN
      Delay1_out1_re <= (OTHERS => to_signed(16#00000#, 18));
      Delay1_out1_im <= (OTHERS => to_signed(16#00000#, 18));
    ELSIF i_clk'EVENT AND i_clk = '1' THEN
      Delay1_out1_re <= mandelbroot_array_out2_re;
      Delay1_out1_im <= mandelbroot_array_out2_im;
    END IF;
  END PROCESS Delay1_process;



  Delay_process : PROCESS (i_clk, i_reset_n)
  BEGIN
    IF i_reset_n = '0' THEN
      Delay_out1 <= (OTHERS => '0');
    ELSIF i_clk'EVENT AND i_clk = '1' THEN
      Delay_out1 <= mandelbroot_array_out1;
    END IF;
  END PROCESS Delay_process;


  mandelbroot_array_out4(0) <= unsigned(Switch_out1_0);
  mandelbroot_array_out4(1) <= unsigned(Switch_out1_1);
  mandelbroot_array_out4(2) <= unsigned(Switch_out1_2);
  mandelbroot_array_out4(3) <= unsigned(Switch_out1_3);
  mandelbroot_array_out4(4) <= unsigned(Switch_out1_4);
  mandelbroot_array_out4(5) <= unsigned(Switch_out1_5);
  mandelbroot_array_out4(6) <= unsigned(Switch_out1_6);
  mandelbroot_array_out4(7) <= unsigned(Switch_out1_7);
  mandelbroot_array_out4(8) <= unsigned(Switch_out1_8);
  mandelbroot_array_out4(9) <= unsigned(Switch_out1_9);
  mandelbroot_array_out4(10) <= unsigned(Switch_out1_10);
  mandelbroot_array_out4(11) <= unsigned(Switch_out1_11);
  mandelbroot_array_out4(12) <= unsigned(Switch_out1_12);
  mandelbroot_array_out4(13) <= unsigned(Switch_out1_13);
  mandelbroot_array_out4(14) <= unsigned(Switch_out1_14);
  mandelbroot_array_out4(15) <= unsigned(Switch_out1_15);
  mandelbroot_array_out4(16) <= unsigned(Switch_out1_16);
  mandelbroot_array_out4(17) <= unsigned(Switch_out1_17);
  mandelbroot_array_out4(18) <= unsigned(Switch_out1_18);
  mandelbroot_array_out4(19) <= unsigned(Switch_out1_19);
  mandelbroot_array_out4(20) <= unsigned(Switch_out1_20);
  mandelbroot_array_out4(21) <= unsigned(Switch_out1_21);
  mandelbroot_array_out4(22) <= unsigned(Switch_out1_22);
  mandelbroot_array_out4(23) <= unsigned(Switch_out1_23);
  mandelbroot_array_out4(24) <= unsigned(Switch_out1_24);
  mandelbroot_array_out4(25) <= unsigned(Switch_out1_25);
  mandelbroot_array_out4(26) <= unsigned(Switch_out1_26);
  mandelbroot_array_out4(27) <= unsigned(Switch_out1_27);
  mandelbroot_array_out4(28) <= unsigned(Switch_out1_28);
  mandelbroot_array_out4(29) <= unsigned(Switch_out1_29);
  mandelbroot_array_out4(30) <= unsigned(Switch_out1_30);
  mandelbroot_array_out4(31) <= unsigned(Switch_out1_31);
  mandelbroot_array_out4(32) <= unsigned(Switch_out1_32);
  mandelbroot_array_out4(33) <= unsigned(Switch_out1_33);
  mandelbroot_array_out4(34) <= unsigned(Switch_out1_34);
  mandelbroot_array_out4(35) <= unsigned(Switch_out1_35);
  mandelbroot_array_out4(36) <= unsigned(Switch_out1_36);
  mandelbroot_array_out4(37) <= unsigned(Switch_out1_37);
  mandelbroot_array_out4(38) <= unsigned(Switch_out1_38);
  mandelbroot_array_out4(39) <= unsigned(Switch_out1_39);
  mandelbroot_array_out4(40) <= unsigned(Switch_out1_40);
  mandelbroot_array_out4(41) <= unsigned(Switch_out1_41);
  mandelbroot_array_out4(42) <= unsigned(Switch_out1_42);
  mandelbroot_array_out4(43) <= unsigned(Switch_out1_43);
  mandelbroot_array_out4(44) <= unsigned(Switch_out1_44);
  mandelbroot_array_out4(45) <= unsigned(Switch_out1_45);
  mandelbroot_array_out4(46) <= unsigned(Switch_out1_46);
  mandelbroot_array_out4(47) <= unsigned(Switch_out1_47);
  mandelbroot_array_out4(48) <= unsigned(Switch_out1_48);
  mandelbroot_array_out4(49) <= unsigned(Switch_out1_49);
  mandelbroot_array_out4(50) <= unsigned(Switch_out1_50);
  mandelbroot_array_out4(51) <= unsigned(Switch_out1_51);
  mandelbroot_array_out4(52) <= unsigned(Switch_out1_52);
  mandelbroot_array_out4(53) <= unsigned(Switch_out1_53);
  mandelbroot_array_out4(54) <= unsigned(Switch_out1_54);
  mandelbroot_array_out4(55) <= unsigned(Switch_out1_55);
  mandelbroot_array_out4(56) <= unsigned(Switch_out1_56);
  mandelbroot_array_out4(57) <= unsigned(Switch_out1_57);
  mandelbroot_array_out4(58) <= unsigned(Switch_out1_58);
  mandelbroot_array_out4(59) <= unsigned(Switch_out1_59);
  mandelbroot_array_out4(60) <= unsigned(Switch_out1_60);
  mandelbroot_array_out4(61) <= unsigned(Switch_out1_61);
  mandelbroot_array_out4(62) <= unsigned(Switch_out1_62);
  mandelbroot_array_out4(63) <= unsigned(Switch_out1_63);
  mandelbroot_array_out4(64) <= unsigned(Switch_out1_64);
  mandelbroot_array_out4(65) <= unsigned(Switch_out1_65);
  mandelbroot_array_out4(66) <= unsigned(Switch_out1_66);
  mandelbroot_array_out4(67) <= unsigned(Switch_out1_67);
  mandelbroot_array_out4(68) <= unsigned(Switch_out1_68);
  mandelbroot_array_out4(69) <= unsigned(Switch_out1_69);
  mandelbroot_array_out4(70) <= unsigned(Switch_out1_70);
  mandelbroot_array_out4(71) <= unsigned(Switch_out1_71);
  mandelbroot_array_out4(72) <= unsigned(Switch_out1_72);
  mandelbroot_array_out4(73) <= unsigned(Switch_out1_73);
  mandelbroot_array_out4(74) <= unsigned(Switch_out1_74);
  mandelbroot_array_out4(75) <= unsigned(Switch_out1_75);
  mandelbroot_array_out4(76) <= unsigned(Switch_out1_76);
  mandelbroot_array_out4(77) <= unsigned(Switch_out1_77);
  mandelbroot_array_out4(78) <= unsigned(Switch_out1_78);
  mandelbroot_array_out4(79) <= unsigned(Switch_out1_79);
  mandelbroot_array_out4(80) <= unsigned(Switch_out1_80);
  mandelbroot_array_out4(81) <= unsigned(Switch_out1_81);
  mandelbroot_array_out4(82) <= unsigned(Switch_out1_82);
  mandelbroot_array_out4(83) <= unsigned(Switch_out1_83);
  mandelbroot_array_out4(84) <= unsigned(Switch_out1_84);
  mandelbroot_array_out4(85) <= unsigned(Switch_out1_85);
  mandelbroot_array_out4(86) <= unsigned(Switch_out1_86);
  mandelbroot_array_out4(87) <= unsigned(Switch_out1_87);
  mandelbroot_array_out4(88) <= unsigned(Switch_out1_88);
  mandelbroot_array_out4(89) <= unsigned(Switch_out1_89);
  mandelbroot_array_out4(90) <= unsigned(Switch_out1_90);
  mandelbroot_array_out4(91) <= unsigned(Switch_out1_91);
  mandelbroot_array_out4(92) <= unsigned(Switch_out1_92);
  mandelbroot_array_out4(93) <= unsigned(Switch_out1_93);
  mandelbroot_array_out4(94) <= unsigned(Switch_out1_94);
  mandelbroot_array_out4(95) <= unsigned(Switch_out1_95);
  mandelbroot_array_out4(96) <= unsigned(Switch_out1_96);
  mandelbroot_array_out4(97) <= unsigned(Switch_out1_97);
  mandelbroot_array_out4(98) <= unsigned(Switch_out1_98);
  mandelbroot_array_out4(99) <= unsigned(Switch_out1_99);
  mandelbroot_array_out4(100) <= unsigned(Switch_out1_100);
  mandelbroot_array_out4(101) <= unsigned(Switch_out1_101);
  mandelbroot_array_out4(102) <= unsigned(Switch_out1_102);
  mandelbroot_array_out4(103) <= unsigned(Switch_out1_103);
  mandelbroot_array_out4(104) <= unsigned(Switch_out1_104);
  mandelbroot_array_out4(105) <= unsigned(Switch_out1_105);
  mandelbroot_array_out4(106) <= unsigned(Switch_out1_106);
  mandelbroot_array_out4(107) <= unsigned(Switch_out1_107);
  mandelbroot_array_out4(108) <= unsigned(Switch_out1_108);
  mandelbroot_array_out4(109) <= unsigned(Switch_out1_109);
  mandelbroot_array_out4(110) <= unsigned(Switch_out1_110);
  mandelbroot_array_out4(111) <= unsigned(Switch_out1_111);
  mandelbroot_array_out4(112) <= unsigned(Switch_out1_112);
  mandelbroot_array_out4(113) <= unsigned(Switch_out1_113);
  mandelbroot_array_out4(114) <= unsigned(Switch_out1_114);
  mandelbroot_array_out4(115) <= unsigned(Switch_out1_115);
  mandelbroot_array_out4(116) <= unsigned(Switch_out1_116);
  mandelbroot_array_out4(117) <= unsigned(Switch_out1_117);
  mandelbroot_array_out4(118) <= unsigned(Switch_out1_118);
  mandelbroot_array_out4(119) <= unsigned(Switch_out1_119);
  mandelbroot_array_out4(120) <= unsigned(Switch_out1_120);
  mandelbroot_array_out4(121) <= unsigned(Switch_out1_121);
  mandelbroot_array_out4(122) <= unsigned(Switch_out1_122);
  mandelbroot_array_out4(123) <= unsigned(Switch_out1_123);
  mandelbroot_array_out4(124) <= unsigned(Switch_out1_124);
  mandelbroot_array_out4(125) <= unsigned(Switch_out1_125);
  mandelbroot_array_out4(126) <= unsigned(Switch_out1_126);
  mandelbroot_array_out4(127) <= unsigned(Switch_out1_127);

  Delay2_process : PROCESS (i_clk, i_reset_n)
  BEGIN
    IF i_reset_n = '0' THEN
      Delay2_out1 <= (OTHERS => to_unsigned(16#00#, 7));
    ELSIF i_clk'EVENT AND i_clk = '1' THEN
      Delay2_out1 <= mandelbroot_array_out4;
    END IF;
  END PROCESS Delay2_process;


  result <= std_logic_vector(Delay2_out1(127));

END rtl;

