Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Sep 28 20:24:56 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    2           
TIMING-14  Critical Warning  LUT on the clock tree                                 11          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             2           
DPIR-1     Warning           Asynchronous driver check                             1041        
LUTAR-1    Warning           LUT drives async reset alert                          34          
PDRC-190   Warning           Suboptimally placed synchronized register chain       6           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-10  Warning           Missing property on synchronizer                      1           
TIMING-18  Warning           Missing input or output delay                         12          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  4           
ULMTCS-1   Warning           Control Sets use limits recommend reduction           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.487        0.000                      0                97397        0.018        0.000                      0                97397        1.101        0.000                       0                 39422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
base_i/clk_wiz_0/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  cam_xclk_base_clk_wiz_0_0      {0.000 20.833}       41.665          24.001          
  camif_xclk_base_clk_wiz_0_0    {0.000 5.208}        10.416          96.004          
  clkfbout_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  isp_pclk_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  lcd_clk_base_clk_wiz_0_0       {0.000 14.999}       29.999          33.335          
base_i/clk_wiz_1/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  clkfbout_base_clk_wiz_1_0_1    {0.000 16.666}       33.332          30.001          
  dvi_clk_base_clk_wiz_1_0_1     {0.000 6.734}        13.467          74.253          
  dvi_clk_x5_base_clk_wiz_1_0_1  {0.000 1.347}        2.693           371.265         
cam_pclk                         {0.000 5.208}        10.416          96.006          
clk_fpga_0                       {0.000 4.167}        8.333           120.005         
clk_fpga_1                       {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  cam_xclk_base_clk_wiz_0_0                                                                                                                                                       40.073        0.000                       0                     2  
  camif_xclk_base_clk_wiz_0_0          4.032        0.000                      0                  327        0.078        0.000                      0                  327        4.708        0.000                       0                   188  
  clkfbout_base_clk_wiz_0_0                                                                                                                                                        6.741        0.000                       0                     3  
  isp_pclk_base_clk_wiz_0_0            0.487        0.000                      0                19610        0.018        0.000                      0                19610        3.312        0.000                       0                 15890  
  lcd_clk_base_clk_wiz_0_0            24.859        0.000                      0                   85        0.142        0.000                      0                   85       14.499        0.000                       0                    68  
base_i/clk_wiz_1/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  clkfbout_base_clk_wiz_1_0_1                                                                                                                                                     31.740        0.000                       0                     3  
  dvi_clk_base_clk_wiz_1_0_1           8.262        0.000                      0                  268        0.099        0.000                      0                  268        6.234        0.000                       0                   210  
  dvi_clk_x5_base_clk_wiz_1_0_1                                                                                                                                                    1.101        0.000                       0                    10  
cam_pclk                               4.064        0.000                      0                  280        0.261        0.000                      0                  280        4.708        0.000                       0                   160  
clk_fpga_0                             1.806        0.000                      0                55014        0.022        0.000                      0                55014        3.036        0.000                       0                 19573  
clk_fpga_1                             7.001        0.000                      0                 7904        0.087        0.000                      0                 7904        9.146        0.000                       0                  3489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_fpga_0                  clk_fpga_0                        1.426        0.000                      0                  219        1.155        0.000                      0                  219  
**async_default**           dvi_clk_base_clk_wiz_1_0_1  dvi_clk_base_clk_wiz_1_0_1       10.098        0.000                      0                   68        0.352        0.000                      0                   68  
**async_default**           isp_pclk_base_clk_wiz_0_0   isp_pclk_base_clk_wiz_0_0         1.658        0.000                      0                14210        0.300        0.000                      0                14210  
**async_default**           lcd_clk_base_clk_wiz_0_0    lcd_clk_base_clk_wiz_0_0         26.769        0.000                      0                   24        0.829        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cam_xclk_base_clk_wiz_0_0
  To Clock:  cam_xclk_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.665
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.665      40.073     BUFGCTRL_X0Y3    base_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.665      40.416     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.665      171.695    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  camif_xclk_base_clk_wiz_0_0
  To Clock:  camif_xclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.746ns (32.350%)  route 3.651ns (67.650%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 13.836 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.825     9.610    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X3Y2          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.615    13.836    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X3Y2          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.423    14.259    
                         clock uncertainty           -0.067    14.192    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550    13.642    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.746ns (31.888%)  route 3.729ns (68.112%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 14.039 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.903     9.688    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB18_X3Y3          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.817    14.039    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X3Y3          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.530    14.569    
                         clock uncertainty           -0.067    14.502    
    RAMB18_X3Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.550    13.952    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.746ns (33.390%)  route 3.483ns (66.610%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 13.902 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.657     9.442    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.680    13.902    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                         clock pessimism              0.423    14.324    
                         clock uncertainty           -0.067    14.257    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.331    13.926    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.746ns (33.390%)  route 3.483ns (66.610%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 13.902 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.657     9.442    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.680    13.902    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                         clock pessimism              0.423    14.324    
                         clock uncertainty           -0.067    14.257    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.331    13.926    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.746ns (33.390%)  route 3.483ns (66.610%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 13.902 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.657     9.442    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.680    13.902    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                         clock pessimism              0.423    14.324    
                         clock uncertainty           -0.067    14.257    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.331    13.926    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.746ns (33.390%)  route 3.483ns (66.610%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 13.902 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.657     9.442    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.680    13.902    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                         clock pessimism              0.423    14.324    
                         clock uncertainty           -0.067    14.257    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.331    13.926    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.746ns (34.175%)  route 3.363ns (65.825%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 13.896 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.536     9.322    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.674    13.896    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/C
                         clock pessimism              0.423    14.319    
                         clock uncertainty           -0.067    14.251    
    SLICE_X56Y7          FDCE (Setup_fdce_C_CE)      -0.331    13.920    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.746ns (33.472%)  route 3.470ns (66.528%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.909 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.644     9.429    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.687    13.909    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                         clock pessimism              0.557    14.466    
                         clock uncertainty           -0.067    14.399    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.331    14.068    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.746ns (33.472%)  route 3.470ns (66.528%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.909 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.644     9.429    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.687    13.909    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[11]/C
                         clock pessimism              0.557    14.466    
                         clock uncertainty           -0.067    14.399    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.331    14.068    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.746ns (33.472%)  route 3.470ns (66.528%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.909 - 10.416 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     4.213    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     4.592 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     6.446    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     6.567 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     6.883    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     7.151 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.151    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.591 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.591    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.807 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656     8.463    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322     8.785 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.644     9.429    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.719    12.138    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.084    12.222 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.687    13.909    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                         clock pessimism              0.557    14.466    
                         clock uncertainty           -0.067    14.399    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.331    14.068    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  4.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.184ns (9.982%)  route 1.659ns (90.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X68Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/Q
                         net (fo=1, routed)           1.659     2.387    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_vsync
    SLICE_X66Y21         LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_vsync_i_1/O
                         net (fo=1, routed)           0.000     2.430    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_0
    SLICE_X66Y21         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.053     2.221    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X66Y21         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                         clock pessimism              0.000     2.221    
    SLICE_X66Y21         FDCE (Hold_fdce_C_D)         0.131     2.352    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.186ns (10.060%)  route 1.663ns (89.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X68Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.663     2.391    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X66Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.436 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_href_i_1/O
                         net (fo=1, routed)           0.000     2.436    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_1
    SLICE_X66Y21         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.053     2.221    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X66Y21         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/C
                         clock pessimism              0.000     2.221    
    SLICE_X66Y21         FDCE (Hold_fdce_C_D)         0.120     2.341    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.184ns (10.201%)  route 1.620ns (89.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X68Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.620     2.347    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X67Y18         LUT4 (Prop_lut4_I0_O)        0.043     2.390 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[3]_i_1/O
                         net (fo=1, routed)           0.000     2.390    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_6
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.996     2.163    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/C
                         clock pessimism              0.000     2.163    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.107     2.270    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.186ns (10.301%)  route 1.620ns (89.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X68Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.620     2.347    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X67Y18         LUT4 (Prop_lut4_I0_O)        0.045     2.392 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[2]_i_1/O
                         net (fo=1, routed)           0.000     2.392    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_7
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.996     2.163    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/C
                         clock pessimism              0.000     2.163    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.092     2.255    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.184ns (9.921%)  route 1.671ns (90.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X70Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.671     2.398    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X67Y18         LUT4 (Prop_lut4_I1_O)        0.043     2.441 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[5]_i_1/O
                         net (fo=1, routed)           0.000     2.441    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_4
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.996     2.163    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/C
                         clock pessimism              0.000     2.163    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.107     2.270    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.184ns (9.921%)  route 1.671ns (90.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X70Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.671     2.398    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X67Y18         LUT4 (Prop_lut4_I1_O)        0.043     2.441 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[7]_i_1/O
                         net (fo=1, routed)           0.000     2.441    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_2
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.996     2.163    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/C
                         clock pessimism              0.000     2.163    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.107     2.270    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.185ns (9.957%)  route 1.673ns (90.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X70Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.673     2.401    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X67Y18         LUT4 (Prop_lut4_I1_O)        0.044     2.445 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[1]_i_1/O
                         net (fo=1, routed)           0.000     2.445    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_8
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.996     2.163    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/C
                         clock pessimism              0.000     2.163    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.107     2.270    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.186ns (10.018%)  route 1.671ns (89.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X70Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.671     2.398    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X67Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.443 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[4]_i_1/O
                         net (fo=1, routed)           0.000     2.443    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_5
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.996     2.163    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/C
                         clock pessimism              0.000     2.163    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.092     2.255    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.186ns (10.018%)  route 1.671ns (89.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X70Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.671     2.398    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X67Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.443 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[6]_i_1/O
                         net (fo=1, routed)           0.000     2.443    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_3
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.996     2.163    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/C
                         clock pessimism              0.000     2.163    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.092     2.255    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.186ns (10.005%)  route 1.673ns (89.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X70Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y6          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.673     2.401    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X67Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.446 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[0]_i_1/O
                         net (fo=1, routed)           0.000     2.446    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_9
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.109     1.111    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I2_O)        0.056     1.167 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.996     2.163    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X67Y18         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/C
                         clock pessimism              0.000     2.163    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.091     2.254    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camif_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X3Y2      base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X3Y3      base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.416      8.824      BUFGCTRL_X0Y7    base_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.416      9.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X60Y7      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X61Y10     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.416      202.944    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X60Y7      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X60Y7      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X61Y10     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X61Y10     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X60Y7      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X60Y7      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X61Y10     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X61Y10     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13     base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_0
  To Clock:  clkfbout_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.333       6.741      BUFGCTRL_X0Y8    base_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.726ns (56.608%)  route 2.856ns (43.392%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 10.288 - 8.333 ) 
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.126     2.128    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X32Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.233 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.537     2.770    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.895 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.688     5.583    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.105     5.688 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     6.349    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X31Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.829 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.927    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.124    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.222 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.222    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.320 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.320    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.580 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[3]
                         net (fo=3, routed)           0.822     8.401    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[3]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.266     8.667 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_38__4/O
                         net (fo=1, routed)           0.685     9.352    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_38__4_n_0
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.488     9.823    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.084     9.907 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.381    10.288    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.288    
                         clock uncertainty           -0.065    10.223    
    RAMB18_X2Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.383     9.840    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 4.037ns (57.945%)  route 2.930ns (42.055%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 10.621 - 8.333 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.168     2.170    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X54Y102        LUT3 (Prop_lut3_I0_O)        0.118     2.288 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.494     2.782    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X3Y20         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.284     5.066 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           1.012     6.078    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_0[1]
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.105     6.183 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.438     6.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     7.166 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.461 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.461    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.559 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.559    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.657 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.657    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.755 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.755    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.020 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6/O[1]
                         net (fo=3, routed)           0.502     8.522    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_8[1]
    SLICE_X39Y103        LUT3 (Prop_lut3_I2_O)        0.250     8.772 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_25__0/O
                         net (fo=1, routed)           0.977     9.749    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_25__0_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.683    10.018    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.084    10.102 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.519    10.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.621    
                         clock uncertainty           -0.065    10.556    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.214    10.342    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.342    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 3.717ns (49.713%)  route 3.760ns (50.287%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 10.723 - 8.333 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.677     1.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.105     1.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.564     2.348    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y41         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.473 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.026     5.499    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_rdata[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.105     5.604 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     6.265    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X31Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.745 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.040    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.138 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.138    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.236 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.236    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.496 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[3]
                         net (fo=3, routed)           0.822     8.317    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_39[3]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.257     8.574 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_38__1/O
                         net (fo=1, routed)           1.251     9.825    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_38__1_n_0
    RAMB18_X2Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.744    10.079    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X32Y104        LUT3 (Prop_lut3_I2_O)        0.084    10.163 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.560    10.723    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.723    
                         clock uncertainty           -0.065    10.658    
    RAMB18_X2Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.214    10.444    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.444    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 3.730ns (57.945%)  route 2.707ns (42.055%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 10.288 - 8.333 ) 
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.126     2.128    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X32Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.233 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.537     2.770    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.895 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.688     5.583    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.105     5.688 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     6.349    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X31Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.829 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.927    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.124    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.222 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.222    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.320 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.320    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.418 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.418    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.598 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6/O[0]
                         net (fo=3, routed)           0.677     8.275    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/O[0]
    SLICE_X30Y103        LUT3 (Prop_lut3_I0_O)        0.252     8.527 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_37__4/O
                         net (fo=1, routed)           0.680     9.207    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_37__4_n_0
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.488     9.823    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.084     9.907 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.381    10.288    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.288    
                         clock uncertainty           -0.065    10.223    
    RAMB18_X2Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.395     9.828    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 3.421ns (45.797%)  route 4.049ns (54.203%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 10.723 - 8.333 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.677     1.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.105     1.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.564     2.348    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y41         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.473 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.026     5.499    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_rdata[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.105     5.604 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     6.265    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X31Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.745 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.941    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.206 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/O[1]
                         net (fo=3, routed)           0.877     8.083    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_42[1]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.250     8.333 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_20__1/O
                         net (fo=1, routed)           1.485     9.818    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_20__1_n_0
    RAMB18_X2Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.744    10.079    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X32Y104        LUT3 (Prop_lut3_I2_O)        0.084    10.163 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.560    10.723    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.723    
                         clock uncertainty           -0.065    10.658    
    RAMB18_X2Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.214    10.444    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.444    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 3.773ns (59.027%)  route 2.619ns (40.973%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 10.288 - 8.333 ) 
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.126     2.128    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X32Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.233 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.537     2.770    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.895 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.688     5.583    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.105     5.688 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     6.349    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X31Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.829 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.927    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.124    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.222 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.222    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.320 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.320    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.418 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.418    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.618 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6/O[2]
                         net (fo=3, routed)           0.693     8.311    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/O[2]
    SLICE_X32Y103        LUT3 (Prop_lut3_I0_O)        0.275     8.586 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_35__4/O
                         net (fo=1, routed)           0.576     9.162    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_35__4_n_0
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.488     9.823    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.084     9.907 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.381    10.288    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.288    
                         clock uncertainty           -0.065    10.223    
    RAMB18_X2Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.377     9.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 3.445ns (54.000%)  route 2.935ns (46.000%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 10.288 - 8.333 ) 
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.126     2.128    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X32Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.233 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.537     2.770    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.895 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.688     5.583    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.105     5.688 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     6.349    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X31Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.829 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.927    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.025    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.285 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/O[3]
                         net (fo=3, routed)           0.912     8.197    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_4[3]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.279     8.476 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_50__4/O
                         net (fo=1, routed)           0.674     9.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_50__4_n_0
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.488     9.823    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.084     9.907 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.381    10.288    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.288    
                         clock uncertainty           -0.065    10.223    
    RAMB18_X2Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.377     9.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 3.951ns (57.640%)  route 2.904ns (42.360%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 10.621 - 8.333 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.168     2.170    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X54Y102        LUT3 (Prop_lut3_I0_O)        0.118     2.288 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.494     2.782    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X3Y20         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.284     5.066 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           1.012     6.078    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_0[1]
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.105     6.183 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.438     6.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     7.166 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.461 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.461    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.559 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.559    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.657 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.657    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.755 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.755    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.935 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6/O[0]
                         net (fo=3, routed)           0.479     8.414    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_8[0]
    SLICE_X39Y104        LUT3 (Prop_lut3_I2_O)        0.249     8.663 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_26__0/O
                         net (fo=1, routed)           0.974     9.636    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_26__0_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.683    10.018    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.084    10.102 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.519    10.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.621    
                         clock uncertainty           -0.065    10.556    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.214    10.342    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.342    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 3.941ns (57.511%)  route 2.912ns (42.489%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 10.621 - 8.333 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.168     2.170    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X54Y102        LUT3 (Prop_lut3_I0_O)        0.118     2.288 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.494     2.782    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X3Y20         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.284     5.066 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           1.012     6.078    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_0[1]
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.105     6.183 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.438     6.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     7.166 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.461 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.461    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.559 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.559    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.657 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.657    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.917 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/O[3]
                         net (fo=3, routed)           0.572     8.489    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_7[3]
    SLICE_X42Y101        LUT3 (Prop_lut3_I2_O)        0.257     8.746 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_27__0/O
                         net (fo=1, routed)           0.888     9.634    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_27__0_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.683    10.018    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.084    10.102 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.519    10.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.621    
                         clock uncertainty           -0.065    10.556    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.214    10.342    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.342    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 3.997ns (59.876%)  route 2.678ns (40.124%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 10.621 - 8.333 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.168     2.170    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X54Y102        LUT3 (Prop_lut3_I0_O)        0.118     2.288 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.494     2.782    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X3Y20         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.284     5.066 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           1.012     6.078    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_0[1]
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.105     6.183 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.438     6.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     7.166 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.363    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.461 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.461    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.559 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.559    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.657 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.657    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.755 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.755    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.955 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6/O[2]
                         net (fo=3, routed)           0.845     8.800    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_8[2]
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.275     9.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_24__0/O
                         net (fo=1, routed)           0.382     9.457    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_24__0_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.683    10.018    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.084    10.102 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.519    10.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.621    
                         clock uncertainty           -0.065    10.556    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.377    10.179    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.179    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[11][2]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[12][3]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.898%)  route 0.186ns (53.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.611     0.613    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X102Y50        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[11][2]/Q
                         net (fo=3, routed)           0.186     0.962    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[11][2]
    SLICE_X102Y49        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.883     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X102Y49        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[12][3]/C
                         clock pessimism              0.000     0.885    
    SLICE_X102Y49        FDCE (Hold_fdce_C_D)         0.059     0.944    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[12][3]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[26][0]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.556%)  route 0.221ns (57.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.635     0.637    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X50Y140        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDCE (Prop_fdce_C_Q)         0.164     0.801 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[26][0]/Q
                         net (fo=5, routed)           0.221     1.022    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[26]_218[0]
    SLICE_X48Y142        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.911     0.913    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X48Y142        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[25][0]/C
                         clock pessimism             -0.009     0.904    
    SLICE_X48Y142        FDCE (Hold_fdce_C_D)         0.070     0.974    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1_reg[25][0]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_b_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.937%)  route 0.273ns (68.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.582     0.584    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/pclk
    SLICE_X67Y97         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.128     0.712 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_demosaic_i0/data_reg_reg[5]/Q
                         net (fo=7, routed)           0.273     0.984    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_r_reg[8]_0[5]
    SLICE_X62Y101        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.937     0.939    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/pclk
    SLICE_X62Y101        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_b_reg[5]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X62Y101        FDCE (Hold_fdce_C_D)        -0.001     0.933    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.554     0.556    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/pclk
    SLICE_X32Y67         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[3]/Q
                         net (fo=1, routed)           0.103     0.822    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/Q[2]
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.857     0.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.607    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.762    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.554     0.556    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/pclk
    SLICE_X32Y67         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[5]/Q
                         net (fo=1, routed)           0.103     0.822    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/Q[4]
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.857     0.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.607    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.762    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.598     0.600    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/pclk
    SLICE_X90Y23         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y23         FDRE (Prop_fdre_C_Q)         0.164     0.764 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[5]/Q
                         net (fo=1, routed)           0.103     0.867    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/Q[5]
    RAMB36_X4Y4          RAMB36E1                                     r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.903     0.905    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y4          RAMB36E1                                     r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.651    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.806    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.048%)  route 0.105ns (38.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.554     0.556    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/pclk
    SLICE_X32Y67         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[7]/Q
                         net (fo=1, routed)           0.105     0.824    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/Q[6]
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.857     0.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.607    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.762    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.599     0.601    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/pclk
    SLICE_X90Y70         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     0.765 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[2]/Q
                         net (fo=1, routed)           0.104     0.869    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/Q[2]
    RAMB36_X4Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.902     0.904    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.649    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.804    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.599     0.601    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/pclk
    SLICE_X90Y70         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     0.765 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[4]/Q
                         net (fo=1, routed)           0.104     0.869    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/Q[4]
    RAMB36_X4Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.902     0.904    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.649    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.804    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.599     0.601    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/pclk
    SLICE_X90Y70         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     0.765 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[6]/Q
                         net (fo=1, routed)           0.104     0.869    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/Q[6]
    RAMB36_X4Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.902     0.904    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.649    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.804    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         isp_pclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y19     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y20     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y34     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y34     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y35     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y35     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y44     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y44     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y45     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y45     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y78     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y78     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y78     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y78     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X54Y99     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X54Y99     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X54Y99     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X54Y99     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y86     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y86     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y78     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X82Y78     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y78     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X82Y78     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y99     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y99     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y99     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y99     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y86     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X82Y86     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       24.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.859ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.257ns (27.207%)  route 3.363ns (72.793%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 31.319 - 29.999 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.383     1.385    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X44Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.348     1.733 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/Q
                         net (fo=8, routed)           0.880     2.613    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[4]
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.242     2.855 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.470     3.324    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.105     3.429 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     3.429    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.886 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.076     4.962    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X46Y71         LUT4 (Prop_lut4_I3_O)        0.105     5.067 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.938     6.005    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rd_flag
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.318    31.319    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.012    31.331    
                         clock uncertainty           -0.079    31.251    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    30.864    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         30.864    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 24.859    

Slack (MET) :             25.165ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.230ns (51.161%)  route 2.129ns (48.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 31.232 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.837     5.831    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.231    31.232    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
                         clock pessimism              0.012    31.244    
                         clock uncertainty           -0.079    31.165    
    SLICE_X43Y66         FDCE (Setup_fdce_C_CE)      -0.168    30.997    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 25.165    

Slack (MET) :             25.165ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.230ns (51.161%)  route 2.129ns (48.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 31.232 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.837     5.831    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.231    31.232    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                         clock pessimism              0.012    31.244    
                         clock uncertainty           -0.079    31.165    
    SLICE_X43Y66         FDCE (Setup_fdce_C_CE)      -0.168    30.997    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 25.165    

Slack (MET) :             25.165ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.230ns (51.161%)  route 2.129ns (48.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 31.232 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.837     5.831    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.231    31.232    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                         clock pessimism              0.012    31.244    
                         clock uncertainty           -0.079    31.165    
    SLICE_X43Y66         FDCE (Setup_fdce_C_CE)      -0.168    30.997    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 25.165    

Slack (MET) :             25.165ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.230ns (51.161%)  route 2.129ns (48.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 31.232 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.837     5.831    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.231    31.232    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                         clock pessimism              0.012    31.244    
                         clock uncertainty           -0.079    31.165    
    SLICE_X43Y66         FDCE (Setup_fdce_C_CE)      -0.168    30.997    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[8]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 25.165    

Slack (MET) :             25.165ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.230ns (51.161%)  route 2.129ns (48.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 31.232 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.837     5.831    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.231    31.232    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X43Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
                         clock pessimism              0.012    31.244    
                         clock uncertainty           -0.079    31.165    
    SLICE_X43Y66         FDCE (Setup_fdce_C_CE)      -0.168    30.997    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 25.165    

Slack (MET) :             25.434ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 2.230ns (54.536%)  route 1.859ns (45.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 31.231 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.567     5.562    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X44Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.230    31.231    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X44Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
                         clock pessimism              0.012    31.243    
                         clock uncertainty           -0.079    31.164    
    SLICE_X44Y66         FDCE (Setup_fdce_C_CE)      -0.168    30.996    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         30.996    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                 25.434    

Slack (MET) :             25.434ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 2.230ns (54.536%)  route 1.859ns (45.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 31.231 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.567     5.562    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X44Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.230    31.231    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X44Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
                         clock pessimism              0.012    31.243    
                         clock uncertainty           -0.079    31.164    
    SLICE_X44Y66         FDCE (Setup_fdce_C_CE)      -0.168    30.996    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         30.996    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                 25.434    

Slack (MET) :             25.434ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 2.230ns (54.536%)  route 1.859ns (45.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 31.231 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.567     5.562    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X44Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.230    31.231    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X44Y66         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
                         clock pessimism              0.012    31.243    
                         clock uncertainty           -0.079    31.164    
    SLICE_X44Y66         FDCE (Setup_fdce_C_CE)      -0.168    30.996    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         30.996    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                 25.434    

Slack (MET) :             25.552ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 2.230ns (56.148%)  route 1.742ns (43.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 31.232 - 29.999 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.471     1.473    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X3Y13         RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.125     3.598 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.292     4.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/DOBDO[24]
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.105     4.994 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.450     5.444    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X43Y65         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.231    31.232    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X43Y65         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
                         clock pessimism              0.012    31.244    
                         clock uncertainty           -0.079    31.165    
    SLICE_X43Y65         FDCE (Setup_fdce_C_CE)      -0.168    30.997    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                 25.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.129%)  route 0.327ns (69.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.548     0.550    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X47Y72         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/Q
                         net (fo=3, routed)           0.327     1.018    base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_w
    SLICE_X53Y72         FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.809     0.811    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X53Y72         FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/C
                         clock pessimism             -0.005     0.806    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.070     0.876    base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X45Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/Q
                         net (fo=1, routed)           0.108     0.803    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[0]
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.818     0.820    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X44Y67         FDCE (Hold_fdce_C_D)         0.076     0.643    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.578%)  route 0.128ns (40.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.546     0.548    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X51Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/Q
                         net (fo=6, routed)           0.128     0.817    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I2_O)        0.048     0.865 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.865    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[3]_i_1_n_0
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.812     0.814    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/C
                         clock pessimism             -0.253     0.561    
    SLICE_X50Y69         FDCE (Hold_fdce_C_D)         0.131     0.692    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.207%)  route 0.359ns (71.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.548     0.550    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X47Y72         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/Q
                         net (fo=3, routed)           0.359     1.050    base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_w
    SLICE_X53Y72         FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.809     0.811    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X53Y72         FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
                         clock pessimism             -0.005     0.806    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.070     0.876    base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.546     0.548    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X51Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/Q
                         net (fo=6, routed)           0.128     0.817    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[1]
    SLICE_X50Y69         LUT4 (Prop_lut4_I3_O)        0.045     0.862 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.862    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[2]_i_1_n_0
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.812     0.814    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/C
                         clock pessimism             -0.253     0.561    
    SLICE_X50Y69         FDCE (Hold_fdce_C_D)         0.120     0.681    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.448%)  route 0.132ns (41.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.546     0.548    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X51Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/Q
                         net (fo=6, routed)           0.132     0.821    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[1]
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.866 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.866    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[4]_i_1_n_0
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.812     0.814    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/C
                         clock pessimism             -0.253     0.561    
    SLICE_X50Y69         FDCE (Hold_fdce_C_D)         0.121     0.682    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X45Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/Q
                         net (fo=1, routed)           0.114     0.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[4]
    SLICE_X45Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.818     0.820    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X45Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/C
                         clock pessimism             -0.266     0.554    
    SLICE_X45Y67         FDCE (Hold_fdce_C_D)         0.070     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.708%)  route 0.135ns (39.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.544     0.546    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y71         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDCE (Prop_fdce_C_Q)         0.164     0.710 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/Q
                         net (fo=5, routed)           0.135     0.845    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.890 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.890    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[0]_i_1_n_0
    SLICE_X50Y70         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.811     0.813    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y70         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X50Y70         FDCE (Hold_fdce_C_D)         0.121     0.682    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/D
                            (rising edge-triggered cell FDPE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.312%)  route 0.156ns (45.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.548     0.550    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X47Y72         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/Q
                         net (fo=3, routed)           0.156     0.847    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/active_video_w
    SLICE_X46Y71         LUT5 (Prop_lut5_I1_O)        0.045     0.892 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/frmsync_req_i_1/O
                         net (fo=1, routed)           0.000     0.892    base_i/axis_to_video_1/inst/axis_to_video_inst/timing_n_3
    SLICE_X46Y71         FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.814     0.816    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X46Y71         FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDPE (Hold_fdpe_C_D)         0.120     0.684    base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.489%)  route 0.176ns (55.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/Q
                         net (fo=1, routed)           0.176     0.871    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[8]
    SLICE_X43Y68         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.817     0.819    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X43Y68         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X43Y68         FDCE (Hold_fdce_C_D)         0.071     0.656    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.999
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         29.999      27.829     RAMB36_X3Y13     base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         29.999      28.406     BUFGCTRL_X0Y1    base_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         29.999      28.999     SLICE_X46Y71     base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         29.999      28.999     SLICE_X44Y67     base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X48Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         29.999      28.999     SLICE_X44Y68     base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X46Y71     base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X46Y71     base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X44Y67     base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X44Y67     base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X48Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X48Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X46Y71     base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X46Y71     base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X53Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X44Y67     base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X44Y67     base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X48Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X48Y72     base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_1_0_1
  To Clock:  clkfbout_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.332      31.740     BUFGCTRL_X0Y9    base_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.332      66.668     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.332      180.028    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 2.440ns (47.870%)  route 2.657ns (52.130%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 15.026 - 13.467 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.709     1.711    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     3.836 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/DOBDO[6]
                         net (fo=6, routed)           1.584     5.420    base_i/DVI_Transmitter_0/inst/encoder_b/video_din[6]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.105     5.525 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2/O
                         net (fo=2, routed)           0.516     6.041    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I5_O)        0.105     6.146 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2/O
                         net (fo=3, routed)           0.557     6.703    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2_n_0
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.105     6.808 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     6.808    base_i/DVI_Transmitter_0/inst/encoder_b/n1d0[1]
    SLICE_X110Y125       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.557    15.026    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y125       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/C
                         clock pessimism              0.111    15.137    
                         clock uncertainty           -0.100    15.037    
    SLICE_X110Y125       FDRE (Setup_fdre_C_D)        0.032    15.069    base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.518ns (51.487%)  route 2.373ns (48.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 15.026 - 13.467 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.709     1.711    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     3.836 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/DOBDO[0]
                         net (fo=4, routed)           1.671     5.507    base_i/DVI_Transmitter_0/inst/encoder_b/video_din[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I1_O)        0.126     5.633 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_3/O
                         net (fo=3, routed)           0.702     6.334    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_3_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.267     6.601 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     6.601    base_i/DVI_Transmitter_0/inst/encoder_b/n1d0[2]
    SLICE_X111Y125       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.557    15.026    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y125       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/C
                         clock pessimism              0.111    15.137    
                         clock uncertainty           -0.100    15.037    
    SLICE_X111Y125       FDRE (Setup_fdre_C_D)        0.030    15.067    base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.440ns (49.498%)  route 2.490ns (50.502%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.703     1.705    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB18_X5Y48         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     3.830 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/DOBDO[2]
                         net (fo=6, routed)           1.386     5.216    base_i/DVI_Transmitter_0/inst/encoder_r/video_din[4]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.105     5.321 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[0]_i_2/O
                         net (fo=2, routed)           0.563     5.884    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[0]_i_2_n_0
    SLICE_X108Y128       LUT6 (Prop_lut6_I5_O)        0.105     5.989 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_2/O
                         net (fo=3, routed)           0.540     6.529    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_2_n_0
    SLICE_X108Y129       LUT3 (Prop_lut3_I0_O)        0.105     6.634 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     6.634    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[1]_i_1_n_0
    SLICE_X108Y129       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X108Y129       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[1]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X108Y129       FDRE (Setup_fdre_C_D)        0.072    15.112    base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  8.478    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 2.440ns (49.488%)  route 2.491ns (50.512%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.703     1.705    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB18_X5Y48         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     3.830 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/DOBDO[2]
                         net (fo=6, routed)           1.386     5.216    base_i/DVI_Transmitter_0/inst/encoder_r/video_din[4]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.105     5.321 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[0]_i_2/O
                         net (fo=2, routed)           0.563     5.884    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[0]_i_2_n_0
    SLICE_X108Y128       LUT6 (Prop_lut6_I5_O)        0.105     5.989 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_2/O
                         net (fo=3, routed)           0.541     6.530    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_2_n_0
    SLICE_X108Y129       LUT6 (Prop_lut6_I0_O)        0.105     6.635 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     6.635    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[2]_i_1_n_0
    SLICE_X108Y129       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X108Y129       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[2]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X108Y129       FDRE (Setup_fdre_C_D)        0.076    15.116    base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 2.440ns (50.051%)  route 2.435ns (49.949%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 15.026 - 13.467 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.709     1.711    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     3.836 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/DOBDO[6]
                         net (fo=6, routed)           1.584     5.420    base_i/DVI_Transmitter_0/inst/encoder_b/video_din[6]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.105     5.525 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2/O
                         net (fo=2, routed)           0.516     6.041    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I5_O)        0.105     6.146 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2/O
                         net (fo=3, routed)           0.334     6.481    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I0_O)        0.105     6.586 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     6.586    base_i/DVI_Transmitter_0/inst/encoder_b/n1d0[3]
    SLICE_X111Y125       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.557    15.026    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y125       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]/C
                         clock pessimism              0.111    15.137    
                         clock uncertainty           -0.100    15.037    
    SLICE_X111Y125       FDRE (Setup_fdre_C_D)        0.032    15.069    base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 2.514ns (53.101%)  route 2.220ns (46.899%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.703     1.705    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB18_X5Y48         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     3.830 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/DOBDO[5]
                         net (fo=4, routed)           1.508     5.338    base_i/DVI_Transmitter_0/inst/encoder_r/video_din[7]
    SLICE_X108Y128       LUT5 (Prop_lut5_I0_O)        0.125     5.463 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_3/O
                         net (fo=3, routed)           0.712     6.175    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_3_n_0
    SLICE_X108Y128       LUT6 (Prop_lut6_I1_O)        0.264     6.439 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     6.439    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_1_n_0
    SLICE_X108Y128       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X108Y128       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[3]/C
                         clock pessimism              0.111    15.138    
                         clock uncertainty           -0.100    15.038    
    SLICE_X108Y128       FDRE (Setup_fdre_C_D)        0.076    15.114    base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.205ns (27.060%)  route 3.248ns (72.940%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 14.967 - 13.467 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.669     1.671    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.433     2.104 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.200     3.304    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X103Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.409 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.527     3.935    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X105Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.040 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.040    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X105Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.497 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.494     4.991    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X105Y118       LUT4 (Prop_lut4_I3_O)        0.105     5.096 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          1.028     6.124    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.498    14.967    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
                         clock pessimism              0.145    15.112    
                         clock uncertainty           -0.100    15.012    
    SLICE_X104Y118       FDCE (Setup_fdce_C_CE)      -0.136    14.876    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.205ns (27.060%)  route 3.248ns (72.940%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 14.967 - 13.467 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.669     1.671    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.433     2.104 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.200     3.304    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X103Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.409 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.527     3.935    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X105Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.040 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.040    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X105Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.497 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.494     4.991    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X105Y118       LUT4 (Prop_lut4_I3_O)        0.105     5.096 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          1.028     6.124    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.498    14.967    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[11]/C
                         clock pessimism              0.145    15.112    
                         clock uncertainty           -0.100    15.012    
    SLICE_X104Y118       FDCE (Setup_fdce_C_CE)      -0.136    14.876    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.205ns (27.060%)  route 3.248ns (72.940%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 14.967 - 13.467 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.669     1.671    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.433     2.104 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.200     3.304    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X103Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.409 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.527     3.935    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X105Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.040 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.040    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X105Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.497 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.494     4.991    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X105Y118       LUT4 (Prop_lut4_I3_O)        0.105     5.096 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          1.028     6.124    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.498    14.967    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                         clock pessimism              0.145    15.112    
                         clock uncertainty           -0.100    15.012    
    SLICE_X104Y118       FDCE (Setup_fdce_C_CE)      -0.136    14.876    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.205ns (27.060%)  route 3.248ns (72.940%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 14.967 - 13.467 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.669     1.671    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.433     2.104 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.200     3.304    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X103Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.409 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.527     3.935    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X105Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.040 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.040    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X105Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.497 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.494     4.991    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X105Y118       LUT4 (Prop_lut4_I3_O)        0.105     5.096 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          1.028     6.124    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.498    14.967    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
                         clock pessimism              0.145    15.112    
                         clock uncertainty           -0.100    15.012    
    SLICE_X104Y118       FDCE (Setup_fdce_C_CE)      -0.136    14.876    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  8.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.915%)  route 0.171ns (51.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.686     0.688    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.164     0.852 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=7, routed)           0.171     1.023    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.961%)  route 0.185ns (53.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.685     0.687    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDCE (Prop_fdce_C_Q)         0.164     0.851 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/Q
                         net (fo=6, routed)           0.185     1.036    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[10]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.187%)  route 0.234ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.686     0.688    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.164     0.852 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/Q
                         net (fo=6, routed)           0.234     1.086    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[5]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.873%)  route 0.237ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.687     0.689    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDCE (Prop_fdce_C_Q)         0.164     0.853 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/Q
                         net (fo=5, routed)           0.237     1.090    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[0]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.731%)  route 0.239ns (59.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.686     0.688    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.164     0.852 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           0.239     1.091    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.580%)  route 0.240ns (59.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.687     0.689    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDCE (Prop_fdce_C_Q)         0.164     0.853 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/Q
                         net (fo=7, routed)           0.240     1.093    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[3]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.997%)  route 0.246ns (60.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.686     0.688    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.164     0.852 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[4]/Q
                         net (fo=7, routed)           0.246     1.098    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[4]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.688     0.690    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDCE (Prop_fdce_C_Q)         0.141     0.831 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/Q
                         net (fo=1, routed)           0.114     0.945    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1[8]
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.961     0.963    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/C
                         clock pessimism             -0.273     0.690    
    SLICE_X105Y115       FDCE (Hold_fdce_C_D)         0.076     0.766    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.402%)  route 0.127ns (40.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.707     0.709    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y124       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141     0.850 r  base_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[5]/Q
                         net (fo=5, routed)           0.127     0.977    base_i/DVI_Transmitter_0/inst/encoder_b/p_0_in1_in
    SLICE_X112Y124       LUT5 (Prop_lut5_I0_O)        0.045     1.022 r  base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.022    base_i/DVI_Transmitter_0/inst/encoder_b/q_m_6
    SLICE_X112Y124       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y124       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[6]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.120     0.842    base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.838%)  route 0.115ns (41.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X108Y124       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164     0.872 r  base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/Q
                         net (fo=1, routed)           0.115     0.987    base_i/DVI_Transmitter_0/inst/encoder_b/c0_q
    SLICE_X112Y124       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y124       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
                         clock pessimism             -0.238     0.744    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.060     0.804    base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB36_X5Y23     base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB18_X5Y48     base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    base_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y124   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y124   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y124   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y124   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y121   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y121   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y124   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y124   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y124   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y124   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y121   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y121   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_x5_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_x5_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_x5_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.693       1.101      BUFGCTRL_X0Y2    base_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y127    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.666    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.746ns (32.350%)  route 3.651ns (67.650%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 15.706 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.825    11.662    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X3Y2          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.615    15.706    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X3Y2          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.605    16.311    
                         clock uncertainty           -0.035    16.276    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550    15.726    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         15.726    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.746ns (31.888%)  route 3.729ns (68.112%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 15.909 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.903    11.741    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB18_X3Y3          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.817    15.909    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X3Y3          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.712    16.621    
                         clock uncertainty           -0.035    16.586    
    RAMB18_X3Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.550    16.036    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.746ns (33.390%)  route 3.483ns (66.610%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.771 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.657    11.494    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.680    15.771    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                         clock pessimism              0.605    16.377    
                         clock uncertainty           -0.035    16.341    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.331    16.010    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.010    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.746ns (33.390%)  route 3.483ns (66.610%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.771 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.657    11.494    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.680    15.771    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                         clock pessimism              0.605    16.377    
                         clock uncertainty           -0.035    16.341    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.331    16.010    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         16.010    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.746ns (33.390%)  route 3.483ns (66.610%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.771 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.657    11.494    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.680    15.771    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                         clock pessimism              0.605    16.377    
                         clock uncertainty           -0.035    16.341    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.331    16.010    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         16.010    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.746ns (33.390%)  route 3.483ns (66.610%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.771 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.657    11.494    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.680    15.771    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y5          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                         clock pessimism              0.605    16.377    
                         clock uncertainty           -0.035    16.341    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.331    16.010    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         16.010    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.746ns (34.175%)  route 3.363ns (65.825%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 15.765 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.536    11.374    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.674    15.765    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/C
                         clock pessimism              0.605    16.371    
                         clock uncertainty           -0.035    16.335    
    SLICE_X56Y7          FDCE (Setup_fdce_C_CE)      -0.331    16.004    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.746ns (33.472%)  route 3.470ns (66.528%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 15.779 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.739ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.644    11.481    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.687    15.779    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                         clock pessimism              0.739    16.518    
                         clock uncertainty           -0.035    16.483    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.331    16.152    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         16.152    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.746ns (33.472%)  route 3.470ns (66.528%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 15.779 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.739ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.644    11.481    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.687    15.779    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[11]/C
                         clock pessimism              0.739    16.518    
                         clock uncertainty           -0.035    16.483    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.331    16.152    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[11]
  -------------------------------------------------------------------
                         required time                         16.152    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.746ns (33.472%)  route 3.470ns (66.528%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 15.779 - 10.416 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.739ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.029    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.105     4.134 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.131     6.265    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y4          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.379     6.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.854     8.498    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I2_O)        0.121     8.619 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.317     8.936    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.268     9.204 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.204    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.644 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     9.644    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.860 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.656    10.516    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.322    10.838 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.644    11.481    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.203    14.007    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.084    14.091 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.687    15.779    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X56Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                         clock pessimism              0.739    16.518    
                         clock uncertainty           -0.035    16.483    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.331    16.152    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         16.152    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  4.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.363     2.067    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDCE (Prop_fdce_C_Q)         0.141     2.208 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/Q
                         net (fo=2, routed)           0.117     2.325    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.433 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.433    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_4
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.416     2.517    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/C
                         clock pessimism             -0.449     2.067    
    SLICE_X55Y76         FDCE (Hold_fdce_C_D)         0.105     2.172    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.675%)  route 0.111ns (30.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.363     2.067    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDCE (Prop_fdce_C_Q)         0.141     2.208 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/Q
                         net (fo=2, routed)           0.111     2.320    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.435 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.435    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_7
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.416     2.517    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                         clock pessimism             -0.449     2.067    
    SLICE_X55Y76         FDCE (Hold_fdce_C_D)         0.105     2.172    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.675%)  route 0.111ns (30.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.392     2.096    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y75         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.141     2.237 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/Q
                         net (fo=2, routed)           0.111     2.348    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]
    SLICE_X55Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.463 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.463    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1_n_7
    SLICE_X55Y75         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.449     2.549    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y75         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/C
                         clock pessimism             -0.453     2.096    
    SLICE_X55Y75         FDCE (Hold_fdce_C_D)         0.105     2.201    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.279ns (58.969%)  route 0.194ns (41.031%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.449     2.153    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X58Y70         FDRE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.164     2.317 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/prev_href_reg/Q
                         net (fo=18, routed)          0.194     2.512    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/prev_href
    SLICE_X56Y70         LUT3 (Prop_lut3_I1_O)        0.045     2.557 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     2.557    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[8]_i_5_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.627 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.627    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1_n_7
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.580     2.680    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]/C
                         clock pessimism             -0.421     2.259    
    SLICE_X56Y70         FDCE (Hold_fdce_C_D)         0.105     2.364    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.791%)  route 0.174ns (32.209%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.427     2.131    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X56Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDCE (Prop_fdce_C_Q)         0.141     2.272 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/Q
                         net (fo=2, routed)           0.174     2.446    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.045     2.491 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.491    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.606 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.606    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.671 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.671    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1_n_5
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.580     2.680    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[10]/C
                         clock pessimism             -0.396     2.284    
    SLICE_X56Y70         FDCE (Hold_fdce_C_D)         0.105     2.389    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.292ns (72.381%)  route 0.111ns (27.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.363     2.067    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDCE (Prop_fdce_C_Q)         0.141     2.208 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/Q
                         net (fo=2, routed)           0.111     2.320    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.471 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.471    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_6
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.416     2.517    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y76         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/C
                         clock pessimism             -0.449     2.067    
    SLICE_X55Y76         FDCE (Hold_fdce_C_D)         0.105     2.172    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.292ns (72.381%)  route 0.111ns (27.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.392     2.096    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y75         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.141     2.237 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/Q
                         net (fo=2, routed)           0.111     2.348    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]
    SLICE_X55Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.499 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.499    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1_n_6
    SLICE_X55Y75         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.449     2.549    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y75         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/C
                         clock pessimism             -0.453     2.096    
    SLICE_X55Y75         FDCE (Hold_fdce_C_D)         0.105     2.201    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.315ns (61.871%)  route 0.194ns (38.129%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.449     2.153    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X58Y70         FDRE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.164     2.317 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/prev_href_reg/Q
                         net (fo=18, routed)          0.194     2.512    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/prev_href
    SLICE_X56Y70         LUT3 (Prop_lut3_I1_O)        0.045     2.557 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     2.557    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[8]_i_5_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.663 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.663    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1_n_6
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.580     2.680    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[9]/C
                         clock pessimism             -0.421     2.259    
    SLICE_X56Y70         FDCE (Hold_fdce_C_D)         0.105     2.364    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.217%)  route 0.174ns (30.783%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.427     2.131    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X56Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDCE (Prop_fdce_C_Q)         0.141     2.272 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/Q
                         net (fo=2, routed)           0.174     2.446    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.045     2.491 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.491    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.606 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.606    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.696 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.696    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1_n_4
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.580     2.680    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[11]/C
                         clock pessimism             -0.396     2.284    
    SLICE_X56Y70         FDCE (Hold_fdce_C_D)         0.105     2.389    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.368     1.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.497     2.201    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDCE (Prop_fdce_C_Q)         0.141     2.342 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/Q
                         net (fo=2, routed)           0.169     2.511    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.619 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.619    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[0]_i_1_n_4
    SLICE_X55Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.565     2.044    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.056     2.100 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.564     2.664    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/C
                         clock pessimism             -0.463     2.201    
    SLICE_X55Y69         FDCE (Hold_fdce_C_D)         0.105     2.306    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X3Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X3Y3   base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X60Y7   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X61Y10  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X60Y7   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X60Y7   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X61Y10  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X61Y10  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X60Y7   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X60Y7   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X61Y10  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X61Y10  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X67Y13  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.261ns (23.159%)  route 4.184ns (76.841%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 10.601 - 8.333 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.734     2.813    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/aclk
    SLICE_X106Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDCE (Prop_fdce_C_Q)         0.379     3.192 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/Q
                         net (fo=7, routed)           1.023     4.215    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/waddr_reg[4]
    SLICE_X103Y115       LUT5 (Prop_lut5_I0_O)        0.105     4.320 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6/O
                         net (fo=1, routed)           0.346     4.666    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.771 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.771    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_3
    SLICE_X103Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.228 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=13, routed)          1.961     7.189    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X84Y69         LUT6 (Prop_lut6_I5_O)        0.105     7.294 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.327     7.621    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X84Y68         LUT5 (Prop_lut5_I1_O)        0.110     7.731 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.527     8.258    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X84Y69         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.285    10.601    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X84Y69         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.109    10.709    
                         clock uncertainty           -0.130    10.579    
    SLICE_X84Y69         FDRE (Setup_fdre_C_R)       -0.515    10.064    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.261ns (23.159%)  route 4.184ns (76.841%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 10.601 - 8.333 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.734     2.813    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/aclk
    SLICE_X106Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDCE (Prop_fdce_C_Q)         0.379     3.192 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/Q
                         net (fo=7, routed)           1.023     4.215    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/waddr_reg[4]
    SLICE_X103Y115       LUT5 (Prop_lut5_I0_O)        0.105     4.320 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6/O
                         net (fo=1, routed)           0.346     4.666    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.771 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.771    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_3
    SLICE_X103Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.228 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=13, routed)          1.961     7.189    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X84Y69         LUT6 (Prop_lut6_I5_O)        0.105     7.294 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.327     7.621    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X84Y68         LUT5 (Prop_lut5_I1_O)        0.110     7.731 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.527     8.258    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X84Y69         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.285    10.601    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X84Y69         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
                         clock pessimism              0.109    10.709    
                         clock uncertainty           -0.130    10.579    
    SLICE_X84Y69         FDRE (Setup_fdre_C_R)       -0.515    10.064    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.261ns (23.159%)  route 4.184ns (76.841%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 10.601 - 8.333 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.734     2.813    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/aclk
    SLICE_X106Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDCE (Prop_fdce_C_Q)         0.379     3.192 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/Q
                         net (fo=7, routed)           1.023     4.215    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/waddr_reg[4]
    SLICE_X103Y115       LUT5 (Prop_lut5_I0_O)        0.105     4.320 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6/O
                         net (fo=1, routed)           0.346     4.666    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.771 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.771    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_3
    SLICE_X103Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.228 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=13, routed)          1.961     7.189    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X84Y69         LUT6 (Prop_lut6_I5_O)        0.105     7.294 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.327     7.621    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X84Y68         LUT5 (Prop_lut5_I1_O)        0.110     7.731 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.527     8.258    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X84Y69         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.285    10.601    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X84Y69         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                         clock pessimism              0.109    10.709    
                         clock uncertainty           -0.130    10.579    
    SLICE_X84Y69         FDRE (Setup_fdre_C_R)       -0.515    10.064    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.261ns (23.636%)  route 4.074ns (76.364%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 10.602 - 8.333 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.734     2.813    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/aclk
    SLICE_X106Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDCE (Prop_fdce_C_Q)         0.379     3.192 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/Q
                         net (fo=7, routed)           1.023     4.215    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/waddr_reg[4]
    SLICE_X103Y115       LUT5 (Prop_lut5_I0_O)        0.105     4.320 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6/O
                         net (fo=1, routed)           0.346     4.666    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.771 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.771    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_3
    SLICE_X103Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.228 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=13, routed)          1.961     7.189    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X84Y69         LUT6 (Prop_lut6_I5_O)        0.105     7.294 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.327     7.621    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X84Y68         LUT5 (Prop_lut5_I1_O)        0.110     7.731 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.417     8.148    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X84Y68         FDSE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.286    10.602    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X84Y68         FDSE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/C
                         clock pessimism              0.109    10.710    
                         clock uncertainty           -0.130    10.580    
    SLICE_X84Y68         FDSE (Setup_fdse_C_S)       -0.515    10.065    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.065    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.830ns (30.976%)  route 4.078ns (69.024%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 10.624 - 8.333 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.519     2.598    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X96Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y36         FDCE (Prop_fdce_C_Q)         0.433     3.031 r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/Q
                         net (fo=7, routed)           1.031     4.062    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]
    SLICE_X99Y36         LUT5 (Prop_lut5_I2_O)        0.118     4.180 r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_i_7/O
                         net (fo=1, routed)           0.332     4.512    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_i_7_n_0
    SLICE_X95Y36         LUT4 (Prop_lut4_I3_O)        0.268     4.780 r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.780    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_i_3_n_0
    SLICE_X95Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.237 r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     5.237    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_n_0
    SLICE_X95Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.482 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=7, routed)           2.085     7.566    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tready
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.309     7.875 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[7]_i_2/O
                         net (fo=10, routed)          0.630     8.506    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en
    SLICE_X29Y30         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.309    10.624    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X29Y30         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.109    10.733    
                         clock uncertainty           -0.130    10.603    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.168    10.435    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.830ns (30.976%)  route 4.078ns (69.024%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 10.624 - 8.333 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.519     2.598    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X96Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y36         FDCE (Prop_fdce_C_Q)         0.433     3.031 r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/Q
                         net (fo=7, routed)           1.031     4.062    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]
    SLICE_X99Y36         LUT5 (Prop_lut5_I2_O)        0.118     4.180 r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_i_7/O
                         net (fo=1, routed)           0.332     4.512    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_i_7_n_0
    SLICE_X95Y36         LUT4 (Prop_lut4_I3_O)        0.268     4.780 r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.780    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_i_3_n_0
    SLICE_X95Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.237 r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     5.237    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry_n_0
    SLICE_X95Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.482 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=7, routed)           2.085     7.566    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tready
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.309     7.875 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[7]_i_2/O
                         net (fo=10, routed)          0.630     8.506    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en
    SLICE_X29Y30         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.309    10.624    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X29Y30         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.109    10.733    
                         clock uncertainty           -0.130    10.603    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.168    10.435    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.428ns (24.338%)  route 4.439ns (75.662%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 10.603 - 8.333 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.734     2.813    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/aclk
    SLICE_X106Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDCE (Prop_fdce_C_Q)         0.379     3.192 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/Q
                         net (fo=7, routed)           1.023     4.215    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/waddr_reg[4]
    SLICE_X103Y115       LUT5 (Prop_lut5_I0_O)        0.105     4.320 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6/O
                         net (fo=1, routed)           0.346     4.666    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.771 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.771    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_3
    SLICE_X103Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.228 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=13, routed)          2.733     7.961    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X84Y68         LUT4 (Prop_lut4_I3_O)        0.115     8.076 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[1]_i_2__0/O
                         net (fo=1, routed)           0.338     8.413    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[1]_i_2__0_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I2_O)        0.267     8.680 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.680    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[1]
    SLICE_X84Y67         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.287    10.603    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X84Y67         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                         clock pessimism              0.109    10.711    
                         clock uncertainty           -0.130    10.581    
    SLICE_X84Y67         FDRE (Setup_fdre_C_D)        0.032    10.613    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.613    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.151ns (19.901%)  route 4.632ns (80.099%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 10.844 - 8.333 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.734     2.813    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/aclk
    SLICE_X106Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDCE (Prop_fdce_C_Q)         0.379     3.192 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[4]/Q
                         net (fo=7, routed)           1.023     4.215    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/waddr_reg[4]
    SLICE_X103Y115       LUT5 (Prop_lut5_I0_O)        0.105     4.320 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6/O
                         net (fo=1, routed)           0.346     4.666    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I3_O)        0.105     4.771 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.771    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_3
    SLICE_X103Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.228 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=13, routed)          1.677     6.905    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.105     7.010 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_1/O
                         net (fo=14, routed)          1.586     8.596    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wr_flag
    RAMB18_X5Y48         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.529    10.844    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/aclk
    RAMB18_X5Y48         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.208    11.052    
                         clock uncertainty           -0.130    10.922    
    RAMB18_X5Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    10.535    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.487ns (8.644%)  route 5.147ns (91.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 10.622 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.485     2.564    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X15Y5          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379     2.943 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=40, routed)          1.168     4.111    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.108     4.219 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1__0/O
                         net (fo=313, routed)         3.979     8.198    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_stream_rst
    SLICE_X24Y26         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.307    10.622    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X24Y26         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0]/C
                         clock pessimism              0.193    10.815    
                         clock uncertainty           -0.130    10.685    
    SLICE_X24Y26         FDRE (Setup_fdre_C_R)       -0.514    10.171    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.487ns (8.644%)  route 5.147ns (91.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 10.622 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.485     2.564    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X15Y5          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.379     2.943 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=40, routed)          1.168     4.111    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.108     4.219 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1__0/O
                         net (fo=313, routed)         3.979     8.198    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_stream_rst
    SLICE_X24Y26         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.307    10.622    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X24Y26         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]/C
                         clock pessimism              0.193    10.815    
                         clock uncertainty           -0.130    10.685    
    SLICE_X24Y26         FDRE (Setup_fdre_C_R)       -0.514    10.171    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.371%)  route 0.202ns (51.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.565     0.901    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/aclk
    SLICE_X35Y49         FDRE                                         r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg[1081]/Q
                         net (fo=1, routed)           0.202     1.243    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg_n_0_[1081]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.048     1.291 r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i[1081]_i_1/O
                         net (fo=1, routed)           0.000     1.291    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i[1081]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.826     1.192    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/aclk
    SLICE_X35Y50         FDRE                                         r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.107     1.269    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i_reg[1026]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.933    base_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/aclk
    SLICE_X11Y2          FDRE                                         r  base_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i_reg[1026]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  base_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i_reg[1026]/Q
                         net (fo=1, routed)           0.055     1.129    base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X10Y2          RAMD32                                       r  base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.866     1.232    base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X10Y2          RAMD32                                       r  base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.286     0.946    
    SLICE_X10Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.558     0.894    base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y53         FDRE                                         r  base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.055     1.090    base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X32Y53         RAMD32                                       r  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.825     1.191    base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X32Y53         RAMD32                                       r  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.054    base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1083]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.181%)  route 0.249ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.594     0.930    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X23Y41         FDRE                                         r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1083]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1083]/Q
                         net (fo=1, routed)           0.249     1.319    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X1Y7          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.900     1.266    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.282     0.983    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.279    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.821%)  route 0.121ns (46.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.573     0.909    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X56Y21         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.121     1.170    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[10]
    SLICE_X54Y21         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.838     1.204    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X54Y21         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism             -0.263     0.941    
    SLICE_X54Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.123    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.584     0.919    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X15Y26         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/Q
                         net (fo=1, routed)           0.108     1.169    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[12]
    SLICE_X14Y26         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.850     1.216    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X14Y26         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/CLK
                         clock pessimism             -0.283     0.933    
    SLICE_X14Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.115    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.578     0.914    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X55Y13         FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.114     1.168    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X54Y12         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     1.212    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X54Y12         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.930    
    SLICE_X54Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.113    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.670%)  route 0.161ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.583     0.919    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X9Y24          FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           0.161     1.221    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[2]
    RAMB18_X0Y8          RAMB18E1                                     r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.892     1.258    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.283     0.974    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.157    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.687%)  route 0.115ns (41.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.562     0.897    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X34Y38         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/Q
                         net (fo=1, routed)           0.115     1.177    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X32Y37         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.826     1.192    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X32Y37         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/CLK
                         clock pessimism             -0.263     0.929    
    SLICE_X32Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.584     0.919    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X27Y18         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/Q
                         net (fo=1, routed)           0.055     1.116    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[12]
    SLICE_X26Y18         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.850     1.216    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X26Y18         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
                         clock pessimism             -0.284     0.933    
    SLICE_X26Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.050    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y5   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X0Y8   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y0   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y9   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y18  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y1   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y4   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y11  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y12  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y20  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X32Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.186ns  (logic 2.755ns (24.629%)  route 8.431ns (75.371%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 22.198 - 20.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.108     3.187    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/s00_axi_aclk
    SLICE_X33Y112        LUT3 (Prop_lut3_I0_O)        0.105     3.292 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.543     3.835    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y44         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.125     5.960 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DOBDO[6]
                         net (fo=2, routed)           1.109     7.069    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/ping_rdata[22]
    SLICE_X29Y113        LUT4 (Prop_lut4_I2_O)        0.105     7.174 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[22]_INST_0_i_3/O
                         net (fo=1, routed)           0.966     8.140    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[22]_INST_0_i_3_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.105     8.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[22]_INST_0_i_2/O
                         net (fo=1, routed)           1.008     9.253    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[14]
    SLICE_X42Y103        LUT5 (Prop_lut5_I2_O)        0.105     9.358 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[22]_INST_0/O
                         net (fo=1, routed)           1.452    10.810    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[182]
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.105    10.915 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_2/O
                         net (fo=1, routed)           1.984    12.899    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_2_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I3_O)        0.105    13.004 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_1/O
                         net (fo=2, routed)           1.912    14.916    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_1_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.105    15.021 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.021    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X53Y70         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.215    22.198    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y70         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.097    22.294    
                         clock uncertainty           -0.302    21.992    
    SLICE_X53Y70         FDRE (Setup_fdre_C_D)        0.030    22.022    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         22.022    
                         arrival time                         -15.021    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 2.755ns (24.189%)  route 8.635ns (75.811%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 22.198 - 20.000 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.813     2.892    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.105     2.997 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.550     3.546    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125     5.671 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[8]
                         net (fo=2, routed)           1.258     6.929    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[24]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.105     7.034 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[24]_INST_0_i_4/O
                         net (fo=1, routed)           1.012     8.046    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[24]
    SLICE_X29Y102        LUT5 (Prop_lut5_I2_O)        0.105     8.151 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.709     8.860    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[16]
    SLICE_X42Y103        LUT5 (Prop_lut5_I2_O)        0.105     8.965 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[24]_INST_0/O
                         net (fo=1, routed)           1.613    10.578    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[184]
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.105    10.683 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_2/O
                         net (fo=1, routed)           1.978    12.661    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I2_O)        0.105    12.766 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1/O
                         net (fo=2, routed)           2.065    14.831    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.105    14.936 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000    14.936    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X53Y70         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.215    22.198    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y70         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism              0.097    22.294    
                         clock uncertainty           -0.302    21.992    
    SLICE_X53Y70         FDRE (Setup_fdre_C_D)        0.032    22.024    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         22.024    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.979ns  (logic 2.755ns (25.093%)  route 8.224ns (74.907%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 22.200 - 20.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.108     3.187    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/s00_axi_aclk
    SLICE_X33Y112        LUT3 (Prop_lut3_I0_O)        0.105     3.292 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.543     3.835    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y44         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.125     5.960 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DOBDO[4]
                         net (fo=2, routed)           0.839     6.798    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/ping_rdata[20]
    SLICE_X29Y111        LUT4 (Prop_lut4_I2_O)        0.105     6.903 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.132     8.036    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[20]_INST_0_i_3_n_0
    SLICE_X29Y101        LUT5 (Prop_lut5_I0_O)        0.105     8.141 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.837     8.978    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[12]
    SLICE_X44Y101        LUT5 (Prop_lut5_I2_O)        0.105     9.083 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[20]_INST_0/O
                         net (fo=1, routed)           1.529    10.612    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[180]
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    10.717 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=1, routed)           1.847    12.563    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I2_O)        0.105    12.668 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           2.041    14.709    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X52Y68         LUT3 (Prop_lut3_I0_O)        0.105    14.814 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.814    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X52Y68         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.217    22.200    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y68         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.097    22.296    
                         clock uncertainty           -0.302    21.994    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.030    22.024    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         22.024    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.970ns  (logic 2.941ns (26.809%)  route 8.029ns (73.191%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 22.196 - 20.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.949     3.028    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/s00_axi_aclk
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.105     3.133 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.598     3.731    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y35         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.125     5.856 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[15]
                         net (fo=2, routed)           0.849     6.705    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pong_rdata[15]
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.119     6.824 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.706     7.530    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]
    SLICE_X32Y104        LUT5 (Prop_lut5_I2_O)        0.267     7.797 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.723     8.519    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[7]
    SLICE_X45Y102        LUT5 (Prop_lut5_I2_O)        0.105     8.624 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           1.788    10.412    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[175]
    SLICE_X54Y72         LUT5 (Prop_lut5_I0_O)        0.105    10.517 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2/O
                         net (fo=1, routed)           1.836    12.353    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I3_O)        0.105    12.458 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1/O
                         net (fo=2, routed)           2.128    14.586    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1_n_0
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.115    14.701 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.000    14.701    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X50Y72         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.213    22.196    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y72         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.097    22.292    
                         clock uncertainty           -0.302    21.990    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)        0.106    22.096    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.055ns  (logic 2.775ns (25.103%)  route 8.280ns (74.897%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 22.200 - 20.000 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.813     2.892    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.105     2.997 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.550     3.546    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.125     5.671 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[10]
                         net (fo=2, routed)           1.241     6.912    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[26]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.105     7.017 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[26]_INST_0_i_4/O
                         net (fo=1, routed)           0.961     7.978    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[26]
    SLICE_X31Y105        LUT5 (Prop_lut5_I2_O)        0.105     8.083 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[26]_INST_0_i_2/O
                         net (fo=1, routed)           1.097     9.180    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[18]
    SLICE_X52Y103        LUT5 (Prop_lut5_I2_O)        0.105     9.285 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[26]_INST_0/O
                         net (fo=1, routed)           1.674    10.959    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[186]
    SLICE_X54Y76         LUT5 (Prop_lut5_I0_O)        0.105    11.064 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_2/O
                         net (fo=1, routed)           1.657    12.721    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_2_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.105    12.826 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_1/O
                         net (fo=2, routed)           1.650    14.476    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_1_n_0
    SLICE_X52Y68         LUT3 (Prop_lut3_I0_O)        0.125    14.601 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000    14.601    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X52Y68         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.217    22.200    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y68         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.097    22.296    
                         clock uncertainty           -0.302    21.994    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.069    22.063    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.952ns  (logic 2.826ns (25.803%)  route 8.126ns (74.197%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 22.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.813     2.892    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.105     2.997 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.550     3.546    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.125     5.671 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[11]
                         net (fo=2, routed)           1.227     6.899    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[27]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.119     7.018 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[27]_INST_0_i_4/O
                         net (fo=1, routed)           0.716     7.734    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]
    SLICE_X31Y105        LUT5 (Prop_lut5_I2_O)        0.267     8.001 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]_INST_0_i_2/O
                         net (fo=1, routed)           1.153     9.153    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[19]
    SLICE_X52Y103        LUT5 (Prop_lut5_I2_O)        0.105     9.258 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[27]_INST_0/O
                         net (fo=1, routed)           1.377    10.636    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[187]
    SLICE_X54Y77         LUT5 (Prop_lut5_I0_O)        0.105    10.741 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2/O
                         net (fo=1, routed)           1.991    12.732    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.105    12.837 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1/O
                         net (fo=2, routed)           1.662    14.499    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.218    22.201    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y67         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                         clock pessimism              0.097    22.297    
                         clock uncertainty           -0.302    21.995    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)       -0.032    21.963    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 2.931ns (26.707%)  route 8.044ns (73.293%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 22.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.813     2.892    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.105     2.997 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.550     3.546    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.125     5.671 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[11]
                         net (fo=2, routed)           1.227     6.899    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[27]
    SLICE_X31Y90         LUT3 (Prop_lut3_I0_O)        0.119     7.018 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[27]_INST_0_i_4/O
                         net (fo=1, routed)           0.716     7.734    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]
    SLICE_X31Y105        LUT5 (Prop_lut5_I2_O)        0.267     8.001 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]_INST_0_i_2/O
                         net (fo=1, routed)           1.153     9.153    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[19]
    SLICE_X52Y103        LUT5 (Prop_lut5_I2_O)        0.105     9.258 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[27]_INST_0/O
                         net (fo=1, routed)           1.377    10.636    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[187]
    SLICE_X54Y77         LUT5 (Prop_lut5_I0_O)        0.105    10.741 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2/O
                         net (fo=1, routed)           1.991    12.732    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.105    12.837 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1/O
                         net (fo=2, routed)           1.579    14.416    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1_n_0
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.105    14.521 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000    14.521    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X52Y67         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.218    22.201    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y67         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.097    22.297    
                         clock uncertainty           -0.302    21.995    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)        0.032    22.027    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         22.027    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.027ns  (logic 2.961ns (26.852%)  route 8.066ns (73.148%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 22.196 - 20.000 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.813     2.892    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.105     2.997 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.550     3.546    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y34         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125     5.671 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[3]
                         net (fo=2, routed)           1.060     6.731    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[19]
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.119     6.850 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.126     7.976    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]
    SLICE_X29Y103        LUT5 (Prop_lut5_I2_O)        0.275     8.251 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_2/O
                         net (fo=1, routed)           1.002     9.253    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[11]
    SLICE_X45Y101        LUT5 (Prop_lut5_I2_O)        0.105     9.358 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           1.561    10.919    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[179]
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.105    11.024 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_2/O
                         net (fo=1, routed)           1.640    12.664    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_2_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I2_O)        0.105    12.769 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           1.678    14.447    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1_n_0
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.127    14.574 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.574    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X50Y72         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.213    22.196    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y72         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.097    22.292    
                         clock uncertainty           -0.302    21.990    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)        0.106    22.096    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -14.574    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 2.822ns (26.459%)  route 7.844ns (73.541%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 22.200 - 20.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.949     3.028    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/s00_axi_aclk
    SLICE_X34Y87         LUT3 (Prop_lut3_I2_O)        0.105     3.133 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.598     3.731    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y35         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[15])
                                                      2.125     5.856 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOBDO[15]
                         net (fo=2, routed)           1.040     6.896    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pong_rdata[31]
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.115     7.011 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.881     7.892    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[31]
    SLICE_X33Y103        LUT5 (Prop_lut5_I2_O)        0.267     8.159 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[31]_INST_0_i_2/O
                         net (fo=1, routed)           1.022     9.180    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[23]
    SLICE_X51Y103        LUT5 (Prop_lut5_I2_O)        0.105     9.285 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[31]_INST_0/O
                         net (fo=1, routed)           1.404    10.690    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[191]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.105    10.795 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_4/O
                         net (fo=1, routed)           1.648    12.443    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_4_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.105    12.548 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1/O
                         net (fo=2, routed)           1.849    14.396    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1_n_0
    SLICE_X53Y68         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.217    22.200    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y68         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism              0.097    22.296    
                         clock uncertainty           -0.302    21.994    
    SLICE_X53Y68         FDRE (Setup_fdre_C_D)       -0.044    21.950    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[82]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.590ns (5.032%)  route 11.135ns (94.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 22.366 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.416     2.495    base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y78         FDRE                                         r  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.348     2.843 f  base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.790     5.633    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.875 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=667, routed)         8.345    14.220    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X41Y134        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[82]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.384    22.366    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y134        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[82]/C
                         clock pessimism              0.109    22.475    
                         clock uncertainty           -0.302    22.173    
    SLICE_X41Y134        FDSE (Setup_fdse_C_S)       -0.352    21.821    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[82]
  -------------------------------------------------------------------
                         required time                         21.821    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  7.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.566     0.902    base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X67Y75         FDRE                                         r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.142     1.184    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I_0[0]
    SLICE_X66Y75         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.832     1.198    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.283     0.915    
    SLICE_X66Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.098    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.573     0.909    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y94         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.053     1.103    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[21]
    SLICE_X26Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.148 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.148    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X26Y94         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.843     1.209    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y94         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.121     1.043    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.184ns (32.338%)  route 0.385ns (67.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.574     0.910    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.385     1.436    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.043     1.479 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.479    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1_n_0
    SLICE_X27Y100        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.930     1.296    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.185ns (32.463%)  route 0.385ns (67.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.574     0.910    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.385     1.435    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.044     1.479 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.479    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1_n_0
    SLICE_X27Y100        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.930     1.296    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.612     0.948    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X95Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.144    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d4
    SLICE_X95Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.882     1.248    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X95Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.300     0.948    
    SLICE_X95Y42         FDRE (Hold_fdre_C_D)         0.078     1.026    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.582     0.918    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X63Y12         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.114    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d4
    SLICE_X63Y12         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.849     1.215    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X63Y12         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.297     0.918    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.078     0.996    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.590     0.926    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X87Y44         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y44         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.122    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d4
    SLICE_X87Y44         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.858     1.224    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X87Y44         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.298     0.926    
    SLICE_X87Y44         FDRE (Hold_fdre_C_D)         0.078     1.003    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.509%)  route 0.067ns (26.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.612     0.948    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X95Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDRE (Prop_fdre_C_Q)         0.141     1.089 f  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/Q
                         net (fo=2, routed)           0.067     1.156    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/lite_clear_sft_rst_hold
    SLICE_X94Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.201 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1/O
                         net (fo=1, routed)           0.000     1.201    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1
    SLICE_X94Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.882     1.248    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X94Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/C
                         clock pessimism             -0.287     0.961    
    SLICE_X94Y42         FDRE (Hold_fdre_C_D)         0.120     1.081    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.575     0.911    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X59Y88         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.107    base_i/axi_intc_0/U0/INTC_CORE_I/intr_ff__0[0]
    SLICE_X59Y88         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.845     1.211    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X59Y88         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/C
                         clock pessimism             -0.300     0.911    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.075     0.986    base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.612     0.948    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X95Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/Q
                         net (fo=1, routed)           0.055     1.144    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_d2
    SLICE_X95Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.882     1.248    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X95Y42         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/C
                         clock pessimism             -0.300     0.948    
    SLICE_X95Y42         FDRE (Hold_fdre_C_D)         0.075     1.023    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y38  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y19  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y20  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y34  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y34  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y35  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y35  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y44  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y44  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y45  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y75  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.484ns (7.571%)  route 5.909ns (92.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.653     8.887    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X97Y36         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X97Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[3]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X97Y36         FDCE (Recov_fdce_C_CLR)     -0.331    10.313    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.484ns (7.571%)  route 5.909ns (92.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.653     8.887    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X97Y36         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X97Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X97Y36         FDCE (Recov_fdce_C_CLR)     -0.331    10.313    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.484ns (7.571%)  route 5.909ns (92.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.653     8.887    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X97Y36         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X97Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[6]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X97Y36         FDCE (Recov_fdce_C_CLR)     -0.331    10.313    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.484ns (7.549%)  route 5.927ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.678 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.671     8.905    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X96Y38         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.363    10.678    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X96Y38         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[12]/C
                         clock pessimism              0.097    10.775    
                         clock uncertainty           -0.130    10.645    
    SLICE_X96Y38         FDCE (Recov_fdce_C_CLR)     -0.258    10.387    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.484ns (7.571%)  route 5.909ns (92.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.653     8.887    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X96Y36         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X96Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X96Y36         FDCE (Recov_fdce_C_CLR)     -0.258    10.386    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.484ns (7.571%)  route 5.909ns (92.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.653     8.887    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X96Y36         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X96Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[5]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X96Y36         FDCE (Recov_fdce_C_CLR)     -0.258    10.386    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.484ns (7.571%)  route 5.909ns (92.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.653     8.887    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X96Y36         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X96Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X96Y36         FDCE (Recov_fdce_C_CLR)     -0.258    10.386    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.484ns (7.571%)  route 5.909ns (92.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.653     8.887    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X96Y36         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X96Y36         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[7]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X96Y36         FDCE (Recov_fdce_C_CLR)     -0.258    10.386    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.484ns (7.680%)  route 5.818ns (92.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.562     8.796    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X101Y36        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X101Y36        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[10]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X101Y36        FDCE (Recov_fdce_C_CLR)     -0.331    10.313    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.484ns (7.680%)  route 5.818ns (92.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.415     2.494    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.379     2.873 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.256     8.129    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X99Y34         LUT1 (Prop_lut1_I0_O)        0.105     8.234 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.562     8.796    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X101Y36        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.362    10.677    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X101Y36        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[7]/C
                         clock pessimism              0.097    10.774    
                         clock uncertainty           -0.130    10.644    
    SLICE_X101Y36        FDCE (Recov_fdce_C_CLR)     -0.331    10.313    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  1.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.244%)  route 0.893ns (82.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.124     1.978    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X45Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X45Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[10]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.244%)  route 0.893ns (82.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.124     1.978    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X45Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X45Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.244%)  route 0.893ns (82.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.124     1.978    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X45Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X45Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[7]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.244%)  route 0.893ns (82.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.124     1.978    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X45Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X45Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[8]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.244%)  route 0.893ns (82.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.124     1.978    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X45Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X45Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[9]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.184%)  route 0.896ns (82.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.128     1.982    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X44Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X44Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[4]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.184%)  route 0.896ns (82.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.128     1.982    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X44Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X44Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.184%)  route 0.896ns (82.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.128     1.982    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X44Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X44Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[4]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.184%)  route 0.896ns (82.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.128     1.982    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X44Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X44Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.184%)  route 0.896ns (82.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.564     0.900    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.769     1.809    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.854 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.128     1.982    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X44Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X44Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[8]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  1.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.505ns (18.272%)  route 2.259ns (81.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.300     4.434    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y120       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X109Y120       FDCE (Recov_fdce_C_CLR)     -0.509    14.531    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.505ns (18.272%)  route 2.259ns (81.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.300     4.434    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y120       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X109Y120       FDCE (Recov_fdce_C_CLR)     -0.509    14.531    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.505ns (18.272%)  route 2.259ns (81.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.300     4.434    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y120       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X109Y120       FDCE (Recov_fdce_C_CLR)     -0.509    14.531    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.505ns (18.272%)  route 2.259ns (81.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.300     4.434    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y120       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X109Y120       FDCE (Recov_fdce_C_CLR)     -0.509    14.531    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.505ns (18.272%)  route 2.259ns (81.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.300     4.434    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y120       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X109Y120       FDCE (Recov_fdce_C_CLR)     -0.509    14.531    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.204ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.505ns (19.021%)  route 2.150ns (80.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.191     4.325    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y121       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y121       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/C
                         clock pessimism              0.111    15.138    
                         clock uncertainty           -0.100    15.038    
    SLICE_X109Y121       FDCE (Recov_fdce_C_CLR)     -0.509    14.529    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                 10.204    

Slack (MET) :             10.243ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_hsync_reg/PRE
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.505ns (19.021%)  route 2.150ns (80.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.191     4.325    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y121       FDPE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_hsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y121       FDPE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_hsync_reg/C
                         clock pessimism              0.111    15.138    
                         clock uncertainty           -0.100    15.038    
    SLICE_X109Y121       FDPE (Recov_fdpe_C_PRE)     -0.470    14.568    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_hsync_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                 10.243    

Slack (MET) :             10.270ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.505ns (19.457%)  route 2.090ns (80.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 14.960 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.132     4.265    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X104Y124       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.491    14.960    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X104Y124       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/C
                         clock pessimism              0.145    15.105    
                         clock uncertainty           -0.100    15.005    
    SLICE_X104Y124       FDCE (Recov_fdce_C_CLR)     -0.470    14.535    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                 10.270    

Slack (MET) :             10.304ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.505ns (19.457%)  route 2.090ns (80.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 14.960 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.132     4.265    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X104Y124       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.491    14.960    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X104Y124       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/C
                         clock pessimism              0.145    15.105    
                         clock uncertainty           -0.100    15.005    
    SLICE_X104Y124       FDCE (Recov_fdce_C_CLR)     -0.436    14.569    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                 10.304    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.505ns (19.903%)  route 2.032ns (80.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.668     1.670    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X105Y118       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDCE (Prop_fdce_C_Q)         0.379     2.049 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.959     3.008    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X104Y115       LUT2 (Prop_lut2_I1_O)        0.126     3.134 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.073     4.207    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/C
                         clock pessimism              0.111    15.138    
                         clock uncertainty           -0.100    15.038    
    SLICE_X109Y122       FDCE (Recov_fdce_C_CLR)     -0.509    14.529    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 10.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.132     1.007    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y122       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.983     0.985    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y122       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/C
                         clock pessimism             -0.238     0.747    
    SLICE_X111Y122       FDCE (Remov_fdce_C_CLR)     -0.092     0.655    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.126%)  route 0.199ns (54.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.199     1.075    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X112Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.984     0.986    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]/C
                         clock pessimism             -0.238     0.748    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067     0.681    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.126%)  route 0.199ns (54.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.199     1.075    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.984     0.986    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
                         clock pessimism             -0.238     0.748    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092     0.656    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.126%)  route 0.199ns (54.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.199     1.075    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.984     0.986    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/C
                         clock pessimism             -0.238     0.748    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092     0.656    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.625%)  route 0.261ns (61.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.261     1.136    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y119       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y119       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X110Y119       FDCE (Remov_fdce_C_CLR)     -0.092     0.658    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.625%)  route 0.261ns (61.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.261     1.136    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y119       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y119       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X110Y119       FDCE (Remov_fdce_C_CLR)     -0.092     0.658    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.625%)  route 0.261ns (61.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.261     1.136    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y119       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y119       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X110Y119       FDCE (Remov_fdce_C_CLR)     -0.092     0.658    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.610%)  route 0.261ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.261     1.136    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y122       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.983     0.985    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y122       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/C
                         clock pessimism             -0.238     0.747    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092     0.655    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.778%)  route 0.308ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.308     1.183    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y119       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y119       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X112Y119       FDCE (Remov_fdce_C_CLR)     -0.067     0.683    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.754%)  route 0.369ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.709     0.711    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDPE (Prop_fdpe_C_Q)         0.164     0.875 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.369     1.244    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y118       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.987     0.989    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y118       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/C
                         clock pessimism             -0.238     0.751    
    SLICE_X112Y118       FDCE (Remov_fdce_C_CLR)     -0.067     0.684    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[21][59]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.590ns (9.565%)  route 5.578ns (90.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 9.737 - 8.333 ) 
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.513     1.515    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y34         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.348     1.863 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/Q
                         net (fo=27, routed)          0.949     2.812    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en
    SLICE_X93Y30         LUT3 (Prop_lut3_I0_O)        0.242     3.054 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        4.629     7.683    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X110Y75        FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[21][59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.402     9.737    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X110Y75        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[21][59]/C
                         clock pessimism              0.000     9.737    
                         clock uncertainty           -0.065     9.672    
    SLICE_X110Y75        FDCE (Recov_fdce_C_CLR)     -0.331     9.341    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[21][59]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[21][60]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.590ns (9.565%)  route 5.578ns (90.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 9.737 - 8.333 ) 
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.513     1.515    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y34         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.348     1.863 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/Q
                         net (fo=27, routed)          0.949     2.812    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en
    SLICE_X93Y30         LUT3 (Prop_lut3_I0_O)        0.242     3.054 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        4.629     7.683    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X110Y75        FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[21][60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.402     9.737    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X110Y75        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[21][60]/C
                         clock pessimism              0.000     9.737    
                         clock uncertainty           -0.065     9.672    
    SLICE_X110Y75        FDCE (Recov_fdce_C_CLR)     -0.331     9.341    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[21][60]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][55]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.590ns (9.676%)  route 5.508ns (90.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.736 - 8.333 ) 
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.513     1.515    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y34         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.348     1.863 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/Q
                         net (fo=27, routed)          0.949     2.812    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en
    SLICE_X93Y30         LUT3 (Prop_lut3_I0_O)        0.242     3.054 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        4.559     7.613    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X107Y76        FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.401     9.736    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X107Y76        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][55]/C
                         clock pessimism              0.000     9.736    
                         clock uncertainty           -0.065     9.671    
    SLICE_X107Y76        FDCE (Recov_fdce_C_CLR)     -0.331     9.340    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][55]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][56]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.590ns (9.676%)  route 5.508ns (90.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.736 - 8.333 ) 
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.513     1.515    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y34         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.348     1.863 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/Q
                         net (fo=27, routed)          0.949     2.812    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en
    SLICE_X93Y30         LUT3 (Prop_lut3_I0_O)        0.242     3.054 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        4.559     7.613    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X107Y76        FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.401     9.736    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X107Y76        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][56]/C
                         clock pessimism              0.000     9.736    
                         clock uncertainty           -0.065     9.671    
    SLICE_X107Y76        FDCE (Recov_fdce_C_CLR)     -0.331     9.340    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][56]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][57]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.590ns (9.676%)  route 5.508ns (90.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.736 - 8.333 ) 
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.513     1.515    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y34         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.348     1.863 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/Q
                         net (fo=27, routed)          0.949     2.812    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en
    SLICE_X93Y30         LUT3 (Prop_lut3_I0_O)        0.242     3.054 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        4.559     7.613    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X107Y76        FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.401     9.736    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X107Y76        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][57]/C
                         clock pessimism              0.000     9.736    
                         clock uncertainty           -0.065     9.671    
    SLICE_X107Y76        FDCE (Recov_fdce_C_CLR)     -0.331     9.340    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][57]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][58]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.590ns (9.676%)  route 5.508ns (90.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.736 - 8.333 ) 
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.513     1.515    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y34         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.348     1.863 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_hist_equ_en_reg/Q
                         net (fo=27, routed)          0.949     2.812    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en
    SLICE_X93Y30         LUT3 (Prop_lut3_I0_O)        0.242     3.054 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[0][31]_i_2/O
                         net (fo=2143, routed)        4.559     7.613    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/s_hist_equ_en_reg
    SLICE_X107Y76        FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.401     9.736    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X107Y76        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][58]/C
                         clock pessimism              0.000     9.736    
                         clock uncertainty           -0.065     9.671    
    SLICE_X107Y76        FDCE (Recov_fdce_C_CLR)     -0.331     9.340    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[23][58]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][45]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.557ns (9.171%)  route 5.516ns (90.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 9.907 - 8.333 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.518     1.520    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X94Y38         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.433     1.953 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.224     4.177    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X67Y85         LUT3 (Prop_lut3_I0_O)        0.124     4.301 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.292     7.593    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0
    SLICE_X111Y148       FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.572     9.907    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X111Y148       FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][45]/C
                         clock pessimism              0.000     9.907    
                         clock uncertainty           -0.065     9.842    
    SLICE_X111Y148       FDCE (Recov_fdce_C_CLR)     -0.493     9.349    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][45]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][46]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.557ns (9.171%)  route 5.516ns (90.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 9.907 - 8.333 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.518     1.520    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X94Y38         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.433     1.953 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.224     4.177    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X67Y85         LUT3 (Prop_lut3_I0_O)        0.124     4.301 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.292     7.593    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0
    SLICE_X111Y148       FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.572     9.907    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X111Y148       FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][46]/C
                         clock pessimism              0.000     9.907    
                         clock uncertainty           -0.065     9.842    
    SLICE_X111Y148       FDCE (Recov_fdce_C_CLR)     -0.493     9.349    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][46]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][47]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.557ns (9.171%)  route 5.516ns (90.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 9.907 - 8.333 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.518     1.520    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X94Y38         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.433     1.953 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.224     4.177    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X67Y85         LUT3 (Prop_lut3_I0_O)        0.124     4.301 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.292     7.593    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0
    SLICE_X111Y148       FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.572     9.907    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X111Y148       FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][47]/C
                         clock pessimism              0.000     9.907    
                         clock uncertainty           -0.065     9.842    
    SLICE_X111Y148       FDCE (Recov_fdce_C_CLR)     -0.493     9.349    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][47]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][48]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.557ns (9.171%)  route 5.516ns (90.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 9.907 - 8.333 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.518     1.520    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X94Y38         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.433     1.953 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.224     4.177    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X67Y85         LUT3 (Prop_lut3_I0_O)        0.124     4.301 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.292     7.593    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0
    SLICE_X111Y148       FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.572     9.907    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X111Y148       FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][48]/C
                         clock pessimism              0.000     9.907    
                         clock uncertainty           -0.065     9.842    
    SLICE_X111Y148       FDCE (Recov_fdce_C_CLR)     -0.493     9.349    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[6][48]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  1.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[1]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.186ns (9.459%)  route 1.780ns (90.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.050 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.504     2.554    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X74Y7          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.852     2.346    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X74Y7          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[1]/C
                         clock pessimism              0.000     2.346    
    SLICE_X74Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.254    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[2]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.186ns (9.459%)  route 1.780ns (90.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.050 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.504     2.554    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X74Y7          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.852     2.346    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X74Y7          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[2]/C
                         clock pessimism              0.000     2.346    
    SLICE_X74Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.254    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[3]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.186ns (9.459%)  route 1.780ns (90.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.050 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.504     2.554    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X74Y7          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.852     2.346    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X74Y7          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[3]/C
                         clock pessimism              0.000     2.346    
    SLICE_X74Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.254    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[6]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.186ns (9.459%)  route 1.780ns (90.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.050 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.504     2.554    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X74Y7          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.852     2.346    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X74Y7          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[6]/C
                         clock pessimism              0.000     2.346    
    SLICE_X74Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.254    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.187ns (9.790%)  route 1.723ns (90.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.046     1.051 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.447     2.498    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X81Y3          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.855     2.349    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X81Y3          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/C
                         clock pessimism              0.000     2.349    
    SLICE_X81Y3          FDCE (Remov_fdce_C_CLR)     -0.154     2.195    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[0]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.187ns (9.790%)  route 1.723ns (90.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.046     1.051 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.447     2.498    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X81Y3          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.855     2.349    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X81Y3          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[0]/C
                         clock pessimism              0.000     2.349    
    SLICE_X81Y3          FDCE (Remov_fdce_C_CLR)     -0.154     2.195    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[1]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.187ns (9.790%)  route 1.723ns (90.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.046     1.051 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.447     2.498    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X81Y3          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.855     2.349    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X81Y3          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[1]/C
                         clock pessimism              0.000     2.349    
    SLICE_X81Y3          FDCE (Remov_fdce_C_CLR)     -0.154     2.195    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[2]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.187ns (9.790%)  route 1.723ns (90.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.046     1.051 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.447     2.498    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X81Y3          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.855     2.349    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X81Y3          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[2]/C
                         clock pessimism              0.000     2.349    
    SLICE_X81Y3          FDCE (Remov_fdce_C_CLR)     -0.154     2.195    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[3]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.187ns (9.790%)  route 1.723ns (90.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.046     1.051 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.447     2.498    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X81Y3          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.855     2.349    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X81Y3          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[3]/C
                         clock pessimism              0.000     2.349    
    SLICE_X81Y3          FDCE (Remov_fdce_C_CLR)     -0.154     2.195    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[6]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.187ns (9.790%)  route 1.723ns (90.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.586     0.588    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X87Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.276     1.005    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_module_reset
    SLICE_X81Y9          LUT3 (Prop_lut3_I1_O)        0.046     1.051 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.447     2.498    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X81Y3          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.108     1.110    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.166 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.465    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.494 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.855     2.349    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X81Y3          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[6]/C
                         clock pessimism              0.000     2.349    
    SLICE_X81Y3          FDCE (Remov_fdce_C_CLR)     -0.154     2.195    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.829ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.493ns (19.729%)  route 2.006ns (80.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 31.219 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.448     3.883    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X51Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.218    31.219    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X51Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                         clock pessimism              0.012    31.231    
                         clock uncertainty           -0.079    31.152    
    SLICE_X51Y69         FDCE (Recov_fdce_C_CLR)     -0.500    30.652    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         30.652    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.493ns (19.729%)  route 2.006ns (80.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 31.219 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.448     3.883    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X51Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.218    31.219    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X51Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/C
                         clock pessimism              0.012    31.231    
                         clock uncertainty           -0.079    31.152    
    SLICE_X51Y69         FDCE (Recov_fdce_C_CLR)     -0.500    30.652    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         30.652    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.493ns (19.729%)  route 2.006ns (80.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 31.219 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.448     3.883    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X51Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.218    31.219    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X51Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[6]/C
                         clock pessimism              0.012    31.231    
                         clock uncertainty           -0.079    31.152    
    SLICE_X51Y69         FDCE (Recov_fdce_C_CLR)     -0.500    30.652    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         30.652    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.493ns (19.729%)  route 2.006ns (80.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 31.219 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.448     3.883    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X51Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.218    31.219    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X51Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/C
                         clock pessimism              0.012    31.231    
                         clock uncertainty           -0.079    31.152    
    SLICE_X51Y69         FDCE (Recov_fdce_C_CLR)     -0.500    30.652    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         30.652    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.808ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.493ns (19.729%)  route 2.006ns (80.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 31.219 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.448     3.883    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X50Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.218    31.219    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/C
                         clock pessimism              0.012    31.231    
                         clock uncertainty           -0.079    31.152    
    SLICE_X50Y69         FDCE (Recov_fdce_C_CLR)     -0.461    30.691    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         30.691    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 26.808    

Slack (MET) :             26.842ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.493ns (19.729%)  route 2.006ns (80.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 31.219 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.448     3.883    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X50Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.218    31.219    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/C
                         clock pessimism              0.012    31.231    
                         clock uncertainty           -0.079    31.152    
    SLICE_X50Y69         FDCE (Recov_fdce_C_CLR)     -0.427    30.725    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.725    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 26.842    

Slack (MET) :             26.842ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.493ns (19.729%)  route 2.006ns (80.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 31.219 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.448     3.883    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X50Y69         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.218    31.219    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y69         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/C
                         clock pessimism              0.012    31.231    
                         clock uncertainty           -0.079    31.152    
    SLICE_X50Y69         FDCE (Recov_fdce_C_CLR)     -0.427    30.725    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         30.725    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 26.842    

Slack (MET) :             26.923ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/PRE
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.493ns (20.687%)  route 1.890ns (79.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 31.218 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.332     3.767    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X50Y70         FDPE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.217    31.218    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y70         FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/C
                         clock pessimism              0.012    31.230    
                         clock uncertainty           -0.079    31.151    
    SLICE_X50Y70         FDPE (Recov_fdpe_C_PRE)     -0.461    30.690    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg
  -------------------------------------------------------------------
                         required time                         30.690    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                 26.923    

Slack (MET) :             26.957ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.493ns (20.687%)  route 1.890ns (79.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 31.218 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.332     3.767    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X50Y70         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.217    31.218    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y70         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                         clock pessimism              0.012    31.230    
                         clock uncertainty           -0.079    31.151    
    SLICE_X50Y70         FDCE (Recov_fdce_C_CLR)     -0.427    30.724    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.724    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                 26.957    

Slack (MET) :             26.957ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.493ns (20.687%)  route 1.890ns (79.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 31.218 - 29.999 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.382     1.384    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.379     1.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.558     2.321    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.114     2.435 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.332     3.767    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X50Y70         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.217    31.218    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y70         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/C
                         clock pessimism              0.012    31.230    
                         clock uncertainty           -0.079    31.151    
    SLICE_X50Y70         FDCE (Recov_fdce_C_CLR)     -0.427    30.724    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         30.724    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                 26.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.184ns (27.107%)  route 0.495ns (72.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.262     1.232    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X45Y72         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.813     0.815    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X45Y72         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/C
                         clock pessimism             -0.252     0.563    
    SLICE_X45Y72         FDCE (Remov_fdce_C_CLR)     -0.159     0.404    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.184ns (27.107%)  route 0.495ns (72.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.262     1.232    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X45Y72         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.813     0.815    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X45Y72         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/C
                         clock pessimism             -0.252     0.563    
    SLICE_X45Y72         FDCE (Remov_fdce_C_CLR)     -0.159     0.404    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.184ns (26.959%)  route 0.499ns (73.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.266     1.236    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X44Y72         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.813     0.815    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X44Y72         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/C
                         clock pessimism             -0.252     0.563    
    SLICE_X44Y72         FDCE (Remov_fdce_C_CLR)     -0.159     0.404    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.184ns (26.959%)  route 0.499ns (73.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.266     1.236    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X44Y72         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.813     0.815    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X44Y72         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/C
                         clock pessimism             -0.252     0.563    
    SLICE_X44Y72         FDCE (Remov_fdce_C_CLR)     -0.159     0.404    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.184ns (26.959%)  route 0.499ns (73.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.266     1.236    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X44Y72         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.813     0.815    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X44Y72         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/C
                         clock pessimism             -0.252     0.563    
    SLICE_X44Y72         FDCE (Remov_fdce_C_CLR)     -0.159     0.404    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.184ns (18.941%)  route 0.787ns (81.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.555     1.525    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X50Y71         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.810     0.812    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y71         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y71         FDCE (Remov_fdce_C_CLR)     -0.134     0.673    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.184ns (18.941%)  route 0.787ns (81.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.555     1.525    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X50Y71         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.810     0.812    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X50Y71         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y71         FDCE (Remov_fdce_C_CLR)     -0.134     0.673    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.184ns (25.302%)  route 0.543ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.311     1.281    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X45Y73         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.811     0.813    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X45Y73         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.159     0.402    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.184ns (25.302%)  route 0.543ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.311     1.281    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X45Y73         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.811     0.813    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X45Y73         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.159     0.402    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.184ns (25.302%)  route 0.543ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.552     0.554    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X44Y67         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.233     0.927    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.043     0.970 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.311     1.281    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X45Y73         FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.811     0.813    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X45Y73         FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.159     0.402    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.879    





