INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steff/Downloads/ece385git/lab71/lab71.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
