Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Fri Dec  8 14:58:48 2017
| Host         : A205-30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: accel0/ACL_SCLK_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: accel0/clkcount_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clockDiv_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clockDiv_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.313    -1041.371                    166                  300        0.022        0.000                      0                  300        3.000        0.000                       0                   179  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
disp_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0   {0.000 35.000}       70.000          14.286          
sys_clk_pin            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
disp_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -9.313    -1041.371                    166                  281        0.022        0.000                      0                  281        4.196        0.000                       0                   156  
  clkfbout_clk_wiz_0                                                                                                                                                    30.000        0.000                       0                     3  
sys_clk_pin                  6.130        0.000                      0                   19        0.103        0.000                      0                   19        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  disp_clk/inst/clk_in1
  To Clock:  disp_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         disp_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { disp_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          166  Failing Endpoints,  Worst Slack       -9.313ns,  Total Violation    -1041.371ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.313ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 10.917ns (59.665%)  route 7.380ns (40.335%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  display/curr_y_reg[0]/Q
                         net (fo=22, routed)          1.022    -0.916    display/Q[0]
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.792 r  display/p_0_out_i_72/O
                         net (fo=1, routed)           0.000    -0.792    display/p_0_out_i_72_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.259 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.259    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.064 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.152    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.458 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.458    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.856    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.078 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.765    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.064 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.064    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.440 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.440    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.597 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.129    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.461 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.930    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.054 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.924    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.048 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.048    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.298 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.915    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.216 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.726    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.850 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.850    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.251 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.251    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.155    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.370 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.372    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.890 r  draw_mod/p_1_out/P[3]
                         net (fo=6, routed)           1.013    15.903    draw_mod/p_1_out_n_102
    SLICE_X55Y100        FDRE                                         r  draw_mod/aTarget_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X55Y100        FDRE                                         r  draw_mod/aTarget_reg[1][3]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)       -0.061     6.590    draw_mod/aTarget_reg[1][3]
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                         -15.903    
  -------------------------------------------------------------------
                         slack                                 -9.313    

Slack (VIOLATED) :        -9.312ns  (required time - arrival time)
  Source:                 display/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.347ns  (logic 10.850ns (59.138%)  route 7.497ns (40.862%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 6.467 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.626    -2.395    display/clk_out1
    SLICE_X54Y99         FDRE                                         r  display/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.877 f  display/curr_y_reg[3]/Q
                         net (fo=19, routed)          0.887    -0.991    display/Q[3]
    SLICE_X57Y99         LUT3 (Prop_lut3_I0_O)        0.124    -0.867 r  display/p_0_out_i_67/O
                         net (fo=1, routed)           0.190    -0.677    display/p_0_out_i_67_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    -0.273 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.272    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.051 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.139    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.445 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.445    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.843 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.843    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.065 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.752    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.051 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.051    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.427 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.427    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.584 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.116    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.448 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.917    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.041 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.911    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.035 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.035    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.285 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.902    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.203 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.713    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.837 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.837    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.238 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.572 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.142    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.357 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.359    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.877 r  draw_mod/p_1_out/P[2]
                         net (fo=6, routed)           1.075    15.951    draw_mod/p_1_out_n_103
    SLICE_X57Y99         FDRE                                         r  draw_mod/aWall_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.506     6.467    draw_mod/CLK
    SLICE_X57Y99         FDRE                                         r  draw_mod/aWall_reg[1][2]/C
                         clock pessimism              0.489     6.956    
                         clock uncertainty           -0.208     6.748    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)       -0.108     6.640    draw_mod/aWall_reg[1][2]
  -------------------------------------------------------------------
                         required time                          6.640    
                         arrival time                         -15.951    
  -------------------------------------------------------------------
                         slack                                 -9.312    

Slack (VIOLATED) :        -9.143ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aObstacle_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.145ns  (logic 10.917ns (60.165%)  route 7.228ns (39.835%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  display/curr_y_reg[0]/Q
                         net (fo=22, routed)          1.022    -0.916    display/Q[0]
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.792 r  display/p_0_out_i_72/O
                         net (fo=1, routed)           0.000    -0.792    display/p_0_out_i_72_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.259 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.259    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.064 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.152    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.458 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.458    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.856    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.078 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.765    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.064 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.064    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.440 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.440    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.597 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.129    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.461 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.930    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.054 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.924    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.048 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.048    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.298 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.915    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.216 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.726    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.850 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.850    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.251 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.251    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.155    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.370 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.372    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    14.890 r  draw_mod/p_1_out/P[5]
                         net (fo=6, routed)           0.861    15.751    draw_mod/p_1_out_n_100
    SLICE_X57Y103        FDRE                                         r  draw_mod/aObstacle_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X57Y103        FDRE                                         r  draw_mod/aObstacle_reg[1][5]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X57Y103        FDRE (Setup_fdre_C_D)       -0.043     6.608    draw_mod/aObstacle_reg[1][5]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                         -15.751    
  -------------------------------------------------------------------
                         slack                                 -9.143    

Slack (VIOLATED) :        -9.079ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.158ns  (logic 10.917ns (60.121%)  route 7.241ns (39.879%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 6.466 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  display/curr_y_reg[0]/Q
                         net (fo=22, routed)          1.022    -0.916    display/Q[0]
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.792 r  display/p_0_out_i_72/O
                         net (fo=1, routed)           0.000    -0.792    display/p_0_out_i_72_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.259 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.259    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.064 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.152    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.458 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.458    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.856    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.078 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.765    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.064 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.064    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.440 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.440    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.597 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.129    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.461 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.930    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.054 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.924    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.048 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.048    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.298 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.915    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.216 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.726    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.850 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.850    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.251 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.251    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.155    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.370 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.372    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.890 r  draw_mod/p_1_out/P[3]
                         net (fo=6, routed)           0.874    15.764    draw_mod/p_1_out_n_102
    SLICE_X55Y99         FDRE                                         r  draw_mod/aTarget_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.505     6.466    draw_mod/CLK
    SLICE_X55Y99         FDRE                                         r  draw_mod/aTarget_reg[0][3]/C
                         clock pessimism              0.489     6.955    
                         clock uncertainty           -0.208     6.747    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)       -0.062     6.685    draw_mod/aTarget_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                 -9.079    

Slack (VIOLATED) :        -9.079ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.067ns  (logic 10.917ns (60.426%)  route 7.150ns (39.574%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  display/curr_y_reg[0]/Q
                         net (fo=22, routed)          1.022    -0.916    display/Q[0]
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.792 r  display/p_0_out_i_72/O
                         net (fo=1, routed)           0.000    -0.792    display/p_0_out_i_72_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.259 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.259    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.064 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.152    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.458 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.458    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.856    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.078 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.765    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.064 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.064    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.440 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.440    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.597 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.129    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.461 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.930    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.054 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.924    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.048 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.048    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.298 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.915    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.216 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.726    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.850 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.850    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.251 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.251    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.155    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.370 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.372    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.890 r  draw_mod/p_1_out/P[2]
                         net (fo=6, routed)           0.782    15.672    draw_mod/p_1_out_n_103
    SLICE_X55Y100        FDRE                                         r  draw_mod/aTarget_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X55Y100        FDRE                                         r  draw_mod/aTarget_reg[1][2]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)       -0.058     6.593    draw_mod/aTarget_reg[1][2]
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                         -15.672    
  -------------------------------------------------------------------
                         slack                                 -9.079    

Slack (VIOLATED) :        -9.072ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.056ns  (logic 10.917ns (60.460%)  route 7.139ns (39.540%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  display/curr_y_reg[0]/Q
                         net (fo=22, routed)          1.022    -0.916    display/Q[0]
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.792 r  display/p_0_out_i_72/O
                         net (fo=1, routed)           0.000    -0.792    display/p_0_out_i_72_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.259 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.259    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.064 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.152    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.458 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.458    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.856    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.078 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.765    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.064 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.064    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.440 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.440    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.597 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.129    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.461 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.930    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.054 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.924    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.048 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.048    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.298 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.915    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.216 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.726    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.850 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.850    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.251 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.251    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.155    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.370 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.372    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.890 r  draw_mod/p_1_out/P[7]
                         net (fo=6, routed)           0.772    15.662    draw_mod/p_1_out_n_98
    SLICE_X55Y101        FDRE                                         r  draw_mod/aTarget_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X55Y101        FDRE                                         r  draw_mod/aTarget_reg[1][7]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)       -0.061     6.590    draw_mod/aTarget_reg[1][7]
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                 -9.072    

Slack (VIOLATED) :        -9.058ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.159ns  (logic 10.917ns (60.119%)  route 7.242ns (39.881%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 6.466 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  display/curr_y_reg[0]/Q
                         net (fo=22, routed)          1.022    -0.916    display/Q[0]
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.792 r  display/p_0_out_i_72/O
                         net (fo=1, routed)           0.000    -0.792    display/p_0_out_i_72_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.259 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.259    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.064 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.152    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.458 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.458    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.856    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.078 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.765    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.064 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.064    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.440 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.440    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.597 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.129    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.461 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.930    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.054 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.924    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.048 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.048    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.298 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.915    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.216 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.726    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.850 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.850    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.251 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.251    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.155    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.370 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.372    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.890 r  draw_mod/p_1_out/P[2]
                         net (fo=6, routed)           0.874    15.764    draw_mod/p_1_out_n_103
    SLICE_X55Y99         FDRE                                         r  draw_mod/aTarget_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.505     6.466    draw_mod/CLK
    SLICE_X55Y99         FDRE                                         r  draw_mod/aTarget_reg[0][2]/C
                         clock pessimism              0.489     6.955    
                         clock uncertainty           -0.208     6.747    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)       -0.040     6.707    draw_mod/aTarget_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                 -9.058    

Slack (VIOLATED) :        -9.031ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.036ns  (logic 10.917ns (60.529%)  route 7.119ns (39.471%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  display/curr_y_reg[0]/Q
                         net (fo=22, routed)          1.022    -0.916    display/Q[0]
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.792 r  display/p_0_out_i_72/O
                         net (fo=1, routed)           0.000    -0.792    display/p_0_out_i_72_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.259 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.259    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.064 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.152    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.458 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.458    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.856    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.078 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.765    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.064 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.064    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.440 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.440    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.597 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.129    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.461 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.930    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.054 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.924    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.048 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.048    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.298 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.915    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.216 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.726    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.850 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.850    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.251 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.251    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.155    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.370 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.372    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.890 r  draw_mod/p_1_out/P[0]
                         net (fo=6, routed)           0.752    15.642    draw_mod/p_1_out_n_105
    SLICE_X53Y100        FDRE                                         r  draw_mod/aWall_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X53Y100        FDRE                                         r  draw_mod/aWall_reg[0][0]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)       -0.040     6.611    draw_mod/aWall_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.611    
                         arrival time                         -15.642    
  -------------------------------------------------------------------
                         slack                                 -9.031    

Slack (VIOLATED) :        -9.024ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aObstacle_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.057ns  (logic 10.917ns (60.459%)  route 7.140ns (39.541%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  display/curr_y_reg[0]/Q
                         net (fo=22, routed)          1.022    -0.916    display/Q[0]
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.792 r  display/p_0_out_i_72/O
                         net (fo=1, routed)           0.000    -0.792    display/p_0_out_i_72_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.259 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.259    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.064 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.152    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.458 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.458    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.856    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.078 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.765    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.064 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.064    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.440 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.440    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.597 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.129    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.461 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.930    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.054 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.924    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.048 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.048    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.298 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.915    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.216 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.726    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.850 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.850    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.251 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.251    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.155    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.370 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.372    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.890 r  draw_mod/p_1_out/P[0]
                         net (fo=6, routed)           0.772    15.662    draw_mod/p_1_out_n_105
    SLICE_X54Y100        FDRE                                         r  draw_mod/aObstacle_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X54Y100        FDRE                                         r  draw_mod/aObstacle_reg[0][0]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X54Y100        FDRE (Setup_fdre_C_D)       -0.013     6.638    draw_mod/aObstacle_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                 -9.024    

Slack (VIOLATED) :        -9.020ns  (required time - arrival time)
  Source:                 display/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 10.850ns (59.878%)  route 7.270ns (40.122%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 6.467 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.626    -2.395    display/clk_out1
    SLICE_X54Y99         FDRE                                         r  display/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.877 f  display/curr_y_reg[3]/Q
                         net (fo=19, routed)          0.887    -0.991    display/Q[3]
    SLICE_X57Y99         LUT3 (Prop_lut3_I0_O)        0.124    -0.867 r  display/p_0_out_i_67/O
                         net (fo=1, routed)           0.190    -0.677    display/p_0_out_i_67_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    -0.273 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.001    -0.272    display/p_0_out_i_38_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.051 r  display/p_0_out_i_23/O[1]
                         net (fo=30, routed)          1.088     1.139    draw_mod/curr_y_reg[6]_0[0]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.306     1.445 r  draw_mod/p_0_out_i_87/O
                         net (fo=1, routed)           0.000     1.445    draw_mod/p_0_out_i_87_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.843 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.843    draw_mod/p_0_out_i_52_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.065 r  draw_mod/p_0_out_i_25/O[0]
                         net (fo=3, routed)           0.687     2.752    display/curr_y_reg[8]_0[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.299     3.051 r  display/p_0_out_i_79/O
                         net (fo=1, routed)           0.000     3.051    display/p_0_out_i_79_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.427 r  display/p_0_out_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.427    display/p_0_out_i_47_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.584 r  display/p_0_out_i_24/CO[1]
                         net (fo=16, routed)          0.532     4.116    display/p_0_out_i_24_n_2
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.332     4.448 r  display/p_0_out_i_63/O
                         net (fo=3, routed)           0.469     4.917    display/p_0_out_i_63_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.041 r  display/p_0_out_i_61/O
                         net (fo=75, routed)          0.869     5.911    display/p_0_out_i_61_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.035 r  display/p_0_out_i_35/O
                         net (fo=1, routed)           0.000     6.035    display/p_0_out_i_35_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.285 f  display/p_0_out_i_18/O[2]
                         net (fo=4, routed)           0.617     6.902    display/p_0_out_i_18_n_5
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.203 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.510     7.713    display/p_0_out_i_16_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I2_O)        0.124     7.837 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.837    display/p_0_out_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.238 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    display/p_0_out_i_2_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.572 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.570     9.142    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.357 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.359    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.877 r  draw_mod/p_1_out/P[0]
                         net (fo=6, routed)           0.848    15.725    draw_mod/p_1_out_n_105
    SLICE_X57Y99         FDRE                                         r  draw_mod/aWall_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.506     6.467    draw_mod/CLK
    SLICE_X57Y99         FDRE                                         r  draw_mod/aWall_reg[1][0]/C
                         clock pessimism              0.489     6.956    
                         clock uncertainty           -0.208     6.748    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)       -0.043     6.705    draw_mod/aWall_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                         -15.725    
  -------------------------------------------------------------------
                         slack                                 -9.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.763%)  route 0.214ns (60.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.566    -0.848    draw_mod/CLK
    SLICE_X51Y99         FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.214    -0.493    display/draw_g_reg[3][1]
    SLICE_X52Y102        FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.828    -1.282    display/clk_out1
    SLICE_X52Y102        FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.070    -0.515    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 display/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.574%)  route 0.231ns (55.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.569    -0.845    display/clk_out1
    SLICE_X45Y99         FDRE                                         r  display/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  display/hcount_reg[9]/Q
                         net (fo=10, routed)          0.231    -0.473    display/hcount_reg_n_0_[9]
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.428 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.428    display/data0[10]
    SLICE_X44Y100        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.833    -1.278    display/clk_out1
    SLICE_X44Y100        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.697    -0.581    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.091    -0.490    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 display/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.331%)  route 0.253ns (52.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.559    -0.855    display/clk_out1
    SLICE_X52Y101        FDRE                                         r  display/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.727 r  display/vcount_reg[8]/Q
                         net (fo=8, routed)           0.253    -0.474    display/vcount[8]
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.099    -0.375 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    display/curr_y[9]_i_1_n_0
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.836    -1.275    display/clk_out1
    SLICE_X57Y97         FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.697    -0.578    
    SLICE_X57Y97         FDRE (Hold_fdre_C_D)         0.091    -0.487    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.558    -0.856    draw_mod/CLK
    SLICE_X53Y104        FDRE                                         r  draw_mod/draw_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  draw_mod/draw_b_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.659    display/draw_b_reg[3][1]
    SLICE_X53Y104        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.827    -1.283    display/clk_out1
    SLICE_X53Y104        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.427    -0.856    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.075    -0.781    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.558    -0.856    draw_mod/CLK
    SLICE_X52Y103        FDRE                                         r  draw_mod/draw_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  draw_mod/draw_r_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.649    display/draw_r_reg[3][0]
    SLICE_X52Y103        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.827    -1.283    display/clk_out1
    SLICE_X52Y103        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.427    -0.856    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.075    -0.781    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.557    -0.857    draw_mod/CLK
    SLICE_X52Y107        FDRE                                         r  draw_mod/draw_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  draw_mod/draw_r_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.650    display/draw_r_reg[3][2]
    SLICE_X52Y107        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.826    -1.284    display/clk_out1
    SLICE_X52Y107        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.427    -0.857    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.075    -0.782    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.909%)  route 0.347ns (71.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.558    -0.856    draw_mod/CLK
    SLICE_X51Y107        FDRE                                         r  draw_mod/draw_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  draw_mod/draw_r_reg[3]/Q
                         net (fo=1, routed)           0.347    -0.368    display/draw_r_reg[3][3]
    SLICE_X52Y104        FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.827    -1.283    display/clk_out1
    SLICE_X52Y104        FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.692    -0.591    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.070    -0.521    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.185ns (34.564%)  route 0.350ns (65.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.565    -0.849    display/clk_out1
    SLICE_X53Y99         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.350    -0.358    display/vcount[6]
    SLICE_X52Y101        LUT5 (Prop_lut5_I2_O)        0.044    -0.314 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    display/vcount[8]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.828    -1.282    display/clk_out1
    SLICE_X52Y101        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.107    -0.478    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.238%)  route 0.358ns (71.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.559    -0.855    draw_mod/CLK
    SLICE_X51Y103        FDRE                                         r  draw_mod/draw_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  draw_mod/draw_b_reg[0]/Q
                         net (fo=1, routed)           0.358    -0.355    display/draw_b_reg[3][0]
    SLICE_X52Y106        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.827    -1.283    display/clk_out1
    SLICE_X52Y106        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.692    -0.591    
    SLICE_X52Y106        FDRE (Hold_fdre_C_D)         0.070    -0.521    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.686%)  route 0.350ns (65.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.565    -0.849    display/clk_out1
    SLICE_X53Y99         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.350    -0.358    display/vcount[6]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.045    -0.313 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    display/vcount[7]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.828    -1.282    display/clk_out1
    SLICE_X52Y101        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.091    -0.494    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y106    display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y104    display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y106    display/R_pix_b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y106    display/R_pix_b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X51Y105    display/R_pix_g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y102    display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X51Y106    display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X51Y106    display/R_pix_g_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y97     display/curr_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X56Y98     display/curr_y_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y98     display/curr_y_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y98     display/curr_y_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X56Y97     display/curr_y_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y97     display/curr_y_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y97     display/curr_y_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X48Y99     display/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X44Y100    display/hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X46Y99     display/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y106    display/R_pix_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y106    display/R_pix_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y104    display/R_pix_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y104    display/R_pix_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y106    display/R_pix_b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y106    display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y106    display/R_pix_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y106    display/R_pix_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X51Y105    display/R_pix_g_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X51Y105    display/R_pix_g_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 OBLED/pwmCountX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/LED16_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.102ns (32.203%)  route 2.320ns (67.797%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 13.792 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.875     4.357    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.456     4.813 r  OBLED/pwmCountX_reg[5]/Q
                         net (fo=6, routed)           1.593     6.406    OBLED/pwmCountX_reg__0[5]
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  OBLED/LED16_R1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.530    OBLED/LED16_R1_carry_i_6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.928 r  OBLED/LED16_R1_carry/CO[3]
                         net (fo=2, routed)           0.727     7.655    OBLED/LED16_R1
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.779 r  OBLED/LED16_R_i_1/O
                         net (fo=1, routed)           0.000     7.779    OBLED/LED16_R0_out
    SLICE_X36Y89         FDRE                                         r  OBLED/LED16_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.381    13.792    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/LED16_R_reg/C
                         clock pessimism              0.123    13.915    
                         clock uncertainty           -0.035    13.880    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    13.909    OBLED/LED16_R_reg
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 OBLED/pwmCountX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/LED17_G_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 1.128ns (33.350%)  route 2.254ns (66.650%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 13.792 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.875     4.357    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.456     4.813 r  OBLED/pwmCountX_reg[5]/Q
                         net (fo=6, routed)           1.360     6.173    OBLED/pwmCountX_reg__0[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.297 r  OBLED/LED17_R0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.297    OBLED/LED17_R0_carry_i_6_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.695 r  OBLED/LED17_R0_carry/CO[3]
                         net (fo=2, routed)           0.895     7.589    OBLED/LED17_R0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.150     7.739 r  OBLED/LED17_G_i_1/O
                         net (fo=1, routed)           0.000     7.739    OBLED/LED17_G_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  OBLED/LED17_G_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.381    13.792    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/LED17_G_reg/C
                         clock pessimism              0.123    13.915    
                         clock uncertainty           -0.035    13.880    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.075    13.955    OBLED/LED17_G_reg
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 OBLED/pwmCountX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/LED16_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.978ns (38.038%)  route 1.593ns (61.962%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.875     4.357    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.456     4.813 r  OBLED/pwmCountX_reg[5]/Q
                         net (fo=6, routed)           1.593     6.406    OBLED/pwmCountX_reg__0[5]
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  OBLED/LED16_R1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.530    OBLED/LED16_R1_carry_i_6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.928 r  OBLED/LED16_R1_carry/CO[3]
                         net (fo=2, routed)           0.000     6.928    OBLED/LED16_R1
    SLICE_X36Y88         FDRE                                         r  OBLED/LED16_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.441    13.852    OBLED/clk
    SLICE_X36Y88         FDRE                                         r  OBLED/LED16_B_reg/C
                         clock pessimism              0.123    13.975    
                         clock uncertainty           -0.035    13.939    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.138    14.077    OBLED/LED16_B_reg
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 OBLED/pwmCountX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/pwmCountX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.610ns (28.073%)  route 1.563ns (71.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.801     4.283    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/pwmCountX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     4.739 r  OBLED/pwmCountX_reg[0]/Q
                         net (fo=11, routed)          1.370     6.109    OBLED/pwmCountX_reg__0[0]
    SLICE_X36Y87         LUT3 (Prop_lut3_I1_O)        0.154     6.263 r  OBLED/pwmCountX[2]_i_1/O
                         net (fo=1, routed)           0.193     6.456    OBLED/p_0_in__0[2]
    SLICE_X37Y87         FDRE                                         r  OBLED/pwmCountX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.460    13.871    OBLED/clk
    SLICE_X37Y87         FDRE                                         r  OBLED/pwmCountX_reg[2]/C
                         clock pessimism              0.123    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)       -0.270    13.689    OBLED/pwmCountX_reg[2]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 OBLED/pwmCountX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/LED17_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.978ns (41.836%)  route 1.360ns (58.164%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.875     4.357    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.456     4.813 r  OBLED/pwmCountX_reg[5]/Q
                         net (fo=6, routed)           1.360     6.173    OBLED/pwmCountX_reg__0[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.297 r  OBLED/LED17_R0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.297    OBLED/LED17_R0_carry_i_6_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.695 r  OBLED/LED17_R0_carry/CO[3]
                         net (fo=2, routed)           0.000     6.695    OBLED/LED17_R0
    SLICE_X37Y88         FDRE                                         r  OBLED/LED17_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.441    13.852    OBLED/clk
    SLICE_X37Y88         FDRE                                         r  OBLED/LED17_R_reg/C
                         clock pessimism              0.123    13.975    
                         clock uncertainty           -0.035    13.939    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.138    14.077    OBLED/LED17_R_reg
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.704ns (31.546%)  route 1.528ns (68.454%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 13.792 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.760     4.242    accel0/clk
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     4.698 f  accel0/clkcount_reg[3]/Q
                         net (fo=4, routed)           0.885     5.583    accel0/clkcount_reg_n_0_[3]
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     5.707 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.643     6.350    accel0/clkcount[7]_i_2_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.474 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     6.474    accel0/p_0_in__1[6]
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.381    13.792    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism              0.123    13.915    
                         clock uncertainty           -0.035    13.880    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.031    13.911    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.733ns (32.424%)  route 1.528ns (67.576%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 13.792 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.760     4.242    accel0/clk
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     4.698 f  accel0/clkcount_reg[3]/Q
                         net (fo=4, routed)           0.885     5.583    accel0/clkcount_reg_n_0_[3]
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.124     5.707 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.643     6.350    accel0/clkcount[7]_i_2_n_0
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.153     6.503 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     6.503    accel0/p_0_in__1[7]
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.381    13.792    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism              0.123    13.915    
                         clock uncertainty           -0.035    13.880    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.075    13.955    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 OBLED/pwmCountX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/pwmCountX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.704ns (31.532%)  route 1.529ns (68.468%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.801     4.283    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/pwmCountX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     4.739 f  OBLED/pwmCountX_reg[0]/Q
                         net (fo=11, routed)          1.370     6.109    OBLED/pwmCountX_reg__0[0]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.233 r  OBLED/pwmCountX[6]_i_2/O
                         net (fo=1, routed)           0.159     6.392    OBLED/pwmCountX[6]_i_2_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  OBLED/pwmCountX[6]_i_1/O
                         net (fo=1, routed)           0.000     6.516    OBLED/p_0_in__0[6]
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.460    13.871    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[6]/C
                         clock pessimism              0.123    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X36Y87         FDRE (Setup_fdre_C_D)        0.031    13.990    OBLED/pwmCountX_reg[6]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 OBLED/pwmCountX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/pwmCountX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.580ns (29.724%)  route 1.371ns (70.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.801     4.283    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/pwmCountX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     4.739 r  OBLED/pwmCountX_reg[0]/Q
                         net (fo=11, routed)          1.371     6.110    OBLED/pwmCountX_reg__0[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.124     6.234 r  OBLED/pwmCountX[5]_i_1/O
                         net (fo=1, routed)           0.000     6.234    OBLED/p_0_in__0[5]
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.460    13.871    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[5]/C
                         clock pessimism              0.123    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X36Y87         FDRE (Setup_fdre_C_D)        0.032    13.991    OBLED/pwmCountX_reg[5]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 OBLED/pwmCountX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/pwmCountX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.715ns (41.323%)  route 1.015ns (58.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.801     4.283    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/pwmCountX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.419     4.702 r  OBLED/pwmCountX_reg[1]/Q
                         net (fo=10, routed)          1.015     5.717    OBLED/pwmCountX_reg__0[1]
    SLICE_X36Y87         LUT4 (Prop_lut4_I2_O)        0.296     6.013 r  OBLED/pwmCountX[3]_i_1/O
                         net (fo=1, routed)           0.000     6.013    OBLED/p_0_in__0[3]
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.460    13.871    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[3]/C
                         clock pessimism              0.123    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X36Y87         FDRE (Setup_fdre_C_D)        0.029    13.988    OBLED/pwmCountX_reg[3]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  7.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.796%)  route 0.153ns (45.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.153     1.718    accel0/clkcount_reg_n_0_[0]
    SLICE_X36Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    accel0/p_0_in__1[5]
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.349     1.787    accel0/clk
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism             -0.219     1.568    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.092     1.660    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 OBLED/pwmCountX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/pwmCountX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.315%)  route 0.262ns (53.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/pwmCountX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.128     1.552 r  OBLED/pwmCountX_reg[1]/Q
                         net (fo=10, routed)          0.262     1.814    OBLED/pwmCountX_reg__0[1]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.098     1.912 r  OBLED/pwmCountX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.912    OBLED/p_0_in__0[5]
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.462     1.900    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[5]/C
                         clock pessimism             -0.219     1.681    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.092     1.773    OBLED/pwmCountX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.491%)  route 0.232ns (55.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.232     1.797    accel0/clkcount_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I2_O)        0.045     1.842 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.842    accel0/p_0_in__1[4]
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.349     1.787    accel0/clk
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism             -0.219     1.568    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.107     1.675    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.187ns (43.662%)  route 0.241ns (56.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.241     1.806    accel0/clkcount_reg_n_0_[0]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.046     1.852 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    accel0/p_0_in__1[2]
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.349     1.787    accel0/clk
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism             -0.219     1.568    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.107     1.675    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.491%)  route 0.232ns (55.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.232     1.797    accel0/clkcount_reg_n_0_[0]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.842    accel0/p_0_in__1[3]
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.349     1.787    accel0/clk
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism             -0.219     1.568    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.092     1.660    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 OBLED/pwmCountX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/pwmCountX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.187ns (34.226%)  route 0.359ns (65.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/pwmCountX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  OBLED/pwmCountX_reg[0]/Q
                         net (fo=11, routed)          0.359     1.924    OBLED/pwmCountX_reg__0[0]
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.046     1.970 r  OBLED/pwmCountX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.970    OBLED/p_0_in__0[4]
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.462     1.900    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[4]/C
                         clock pessimism             -0.219     1.681    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.107     1.788    OBLED/pwmCountX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.530%)  route 0.241ns (56.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.241     1.806    accel0/clkcount_reg_n_0_[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    accel0/p_0_in__1[1]
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.349     1.787    accel0/clk
    SLICE_X36Y90         FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism             -0.219     1.568    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.091     1.659    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 OBLED/pwmCountX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/pwmCountX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.105%)  route 0.359ns (65.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/pwmCountX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  OBLED/pwmCountX_reg[0]/Q
                         net (fo=11, routed)          0.359     1.924    OBLED/pwmCountX_reg__0[0]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.969 r  OBLED/pwmCountX[3]_i_1/O
                         net (fo=1, routed)           0.000     1.969    OBLED/p_0_in__0[3]
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.462     1.900    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[3]/C
                         clock pessimism             -0.219     1.681    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.091     1.772    OBLED/pwmCountX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 OBLED/pwmCountX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBLED/pwmCountX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.271ns (45.597%)  route 0.323ns (54.403%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    OBLED/clk
    SLICE_X36Y89         FDRE                                         r  OBLED/pwmCountX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.128     1.552 f  OBLED/pwmCountX_reg[1]/Q
                         net (fo=10, routed)          0.266     1.817    OBLED/pwmCountX_reg__0[1]
    SLICE_X36Y87         LUT2 (Prop_lut2_I1_O)        0.098     1.915 r  OBLED/pwmCountX[6]_i_2/O
                         net (fo=1, routed)           0.058     1.973    OBLED/pwmCountX[6]_i_2_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.045     2.018 r  OBLED/pwmCountX[6]_i_1/O
                         net (fo=1, routed)           0.000     2.018    OBLED/p_0_in__0[6]
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.462     1.900    OBLED/clk
    SLICE_X36Y87         FDRE                                         r  OBLED/pwmCountX_reg[6]/C
                         clock pessimism             -0.219     1.681    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.092     1.773    OBLED/pwmCountX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.424    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.173     1.738    accel0/clkcount_reg_n_0_[0]
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.783 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    accel0/p_0_in__1[0]
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.373     1.811    accel0/clk
    SLICE_X36Y89         FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism             -0.387     1.424    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.092     1.516    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y88  OBLED/LED16_B_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89  OBLED/LED16_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89  OBLED/LED17_G_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y88  OBLED/LED17_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89  OBLED/pwmCountX_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89  OBLED/pwmCountX_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y87  OBLED/pwmCountX_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y87  OBLED/pwmCountX_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y87  OBLED/pwmCountX_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y87  OBLED/pwmCountX_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90  accel0/clkcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90  accel0/clkcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90  accel0/clkcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90  accel0/clkcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90  accel0/clkcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88  OBLED/LED16_B_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88  OBLED/LED16_B_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y88  OBLED/LED17_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y88  OBLED/LED17_R_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y87  OBLED/pwmCountX_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88  OBLED/LED16_B_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88  OBLED/LED16_B_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89  OBLED/LED16_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89  OBLED/LED17_G_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y88  OBLED/LED17_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y88  OBLED/LED17_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89  OBLED/pwmCountX_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89  OBLED/pwmCountX_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y87  OBLED/pwmCountX_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87  OBLED/pwmCountX_reg[3]/C



