
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.02

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: al$_DFF_PN0_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.50    0.50 ^ input external delay
   118    0.42    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ al$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ al$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: wb_ack_o$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_ack_o$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wb_ack_o$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.04    0.28    0.28 ^ wb_ack_o$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         wb_ack_o (net)
                  0.04    0.00    0.28 ^ _0710_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.02    0.03    0.31 v _0710_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0004_ (net)
                  0.02    0.00    0.31 v wb_ack_o$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wb_ack_o$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: byte_controller.bit_controller.clk_en$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.50    0.50 ^ input external delay
   118    0.42    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ byte_controller.bit_controller.clk_en$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.50   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ byte_controller.bit_controller.clk_en$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.13    2.63   library recovery time
                                  2.63   data required time
-----------------------------------------------------------------------------
                                  2.63   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     7    0.02    0.10    0.40    0.40 v byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         byte_controller.bit_controller.c_state[5] (net)
                  0.10    0.00    0.40 v _0605_/A (sky130_fd_sc_hd__or4_1)
     2    0.01    0.11    0.56    0.97 v _0605_/X (sky130_fd_sc_hd__or4_1)
                                         _0172_ (net)
                  0.11    0.00    0.97 v _0607_/C (sky130_fd_sc_hd__nor4_1)
     2    0.00    0.27    0.28    1.24 ^ _0607_/Y (sky130_fd_sc_hd__nor4_1)
                                         _0174_ (net)
                  0.27    0.00    1.24 ^ _0739_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.08    0.11    1.36 v _0739_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0277_ (net)
                  0.08    0.00    1.36 v _0749_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.03    0.17    1.53 v _0749_/X (sky130_fd_sc_hd__and4_1)
                                         _0287_ (net)
                  0.03    0.00    1.53 v _0750_/A (sky130_fd_sc_hd__buf_2)
     5    0.02    0.06    0.14    1.67 v _0750_/X (sky130_fd_sc_hd__buf_2)
                                         _0288_ (net)
                  0.06    0.00    1.67 v _0777_/A2 (sky130_fd_sc_hd__a41oi_4)
    10    0.03    0.35    0.31    1.98 ^ _0777_/Y (sky130_fd_sc_hd__a41oi_4)
                                         _0314_ (net)
                  0.35    0.00    1.98 ^ _0778_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.35 v _0778_/X (sky130_fd_sc_hd__mux2_2)
                                         _0033_ (net)
                  0.05    0.00    2.35 v byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.35   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    2.38   library setup time
                                  2.38   data required time
-----------------------------------------------------------------------------
                                  2.38   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: byte_controller.bit_controller.clk_en$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.50    0.50 ^ input external delay
   118    0.42    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ byte_controller.bit_controller.clk_en$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.50   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ byte_controller.bit_controller.clk_en$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.13    2.63   library recovery time
                                  2.63   data required time
-----------------------------------------------------------------------------
                                  2.63   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     7    0.02    0.10    0.40    0.40 v byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         byte_controller.bit_controller.c_state[5] (net)
                  0.10    0.00    0.40 v _0605_/A (sky130_fd_sc_hd__or4_1)
     2    0.01    0.11    0.56    0.97 v _0605_/X (sky130_fd_sc_hd__or4_1)
                                         _0172_ (net)
                  0.11    0.00    0.97 v _0607_/C (sky130_fd_sc_hd__nor4_1)
     2    0.00    0.27    0.28    1.24 ^ _0607_/Y (sky130_fd_sc_hd__nor4_1)
                                         _0174_ (net)
                  0.27    0.00    1.24 ^ _0739_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.08    0.11    1.36 v _0739_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0277_ (net)
                  0.08    0.00    1.36 v _0749_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.03    0.17    1.53 v _0749_/X (sky130_fd_sc_hd__and4_1)
                                         _0287_ (net)
                  0.03    0.00    1.53 v _0750_/A (sky130_fd_sc_hd__buf_2)
     5    0.02    0.06    0.14    1.67 v _0750_/X (sky130_fd_sc_hd__buf_2)
                                         _0288_ (net)
                  0.06    0.00    1.67 v _0777_/A2 (sky130_fd_sc_hd__a41oi_4)
    10    0.03    0.35    0.31    1.98 ^ _0777_/Y (sky130_fd_sc_hd__a41oi_4)
                                         _0314_ (net)
                  0.35    0.00    1.98 ^ _0778_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.35 v _0778_/X (sky130_fd_sc_hd__mux2_2)
                                         _0033_ (net)
                  0.05    0.00    2.35 v byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.35   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    2.38   library setup time
                                  2.38   data required time
-----------------------------------------------------------------------------
                                  2.38   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.19e-03   2.92e-05   1.62e-09   2.22e-03  90.2%
Combinational          1.15e-04   1.26e-04   1.27e-09   2.42e-04   9.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.31e-03   1.55e-04   2.89e-09   2.46e-03 100.0%
                          93.7%       6.3%       0.0%
