--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Top_level.twx Top_level.ncd -o Top_level.twr Top_level.pcf
-ucf pinos.ucf

Design file:              Top_level.ncd
Physical constraint file: Top_level.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Jogada<1>   |    3.286(R)|    0.316(R)|Clk_BUFGP         |   0.000|
Jogada<2>   |    3.192(R)|    0.273(R)|Clk_BUFGP         |   0.000|
Jogada<3>   |    3.069(R)|    0.446(R)|Clk_BUFGP         |   0.000|
Jogada<4>   |    2.735(R)|    0.726(R)|Clk_BUFGP         |   0.000|
Jogada<5>   |    2.102(R)|    1.026(R)|Clk_BUFGP         |   0.000|
Jogada<6>   |    2.568(R)|    1.068(R)|Clk_BUFGP         |   0.000|
Jogada<7>   |    2.264(R)|    1.072(R)|Clk_BUFGP         |   0.000|
Jogada<8>   |    2.049(R)|    0.912(R)|Clk_BUFGP         |   0.000|
Jogada<9>   |    2.441(R)|    0.736(R)|Clk_BUFGP         |   0.000|
Reset       |    6.960(R)|    0.583(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Digito<0>   |   10.434(R)|Clk_BUFGP         |   0.000|
Digito<1>   |   10.223(R)|Clk_BUFGP         |   0.000|
Digito<2>   |   11.319(R)|Clk_BUFGP         |   0.000|
Digito<3>   |   11.428(R)|Clk_BUFGP         |   0.000|
Digito<4>   |   11.495(R)|Clk_BUFGP         |   0.000|
Digito<5>   |   10.102(R)|Clk_BUFGP         |   0.000|
Digito<6>   |   11.205(R)|Clk_BUFGP         |   0.000|
Displays<0> |    9.728(R)|Clk_BUFGP         |   0.000|
Displays<1> |    9.729(R)|Clk_BUFGP         |   0.000|
Displays<2> |    9.656(R)|Clk_BUFGP         |   0.000|
Displays<3> |   10.168(R)|Clk_BUFGP         |   0.000|
Invalido    |    9.931(R)|Clk_BUFGP         |   0.000|
Leds1<1>    |    9.128(R)|Clk_BUFGP         |   0.000|
Leds1<2>    |    9.260(R)|Clk_BUFGP         |   0.000|
Leds1<3>    |    9.146(R)|Clk_BUFGP         |   0.000|
Leds1<4>    |    9.094(R)|Clk_BUFGP         |   0.000|
Leds1<5>    |    9.076(R)|Clk_BUFGP         |   0.000|
Leds1<6>    |    9.796(R)|Clk_BUFGP         |   0.000|
Leds1<7>    |    9.713(R)|Clk_BUFGP         |   0.000|
Leds1<8>    |    9.836(R)|Clk_BUFGP         |   0.000|
Leds1<9>    |    9.148(R)|Clk_BUFGP         |   0.000|
Leds2<1>    |    8.405(R)|Clk_BUFGP         |   0.000|
Leds2<2>    |    9.615(R)|Clk_BUFGP         |   0.000|
Leds2<3>    |    9.139(R)|Clk_BUFGP         |   0.000|
Leds2<4>    |    8.445(R)|Clk_BUFGP         |   0.000|
Leds2<5>    |    8.436(R)|Clk_BUFGP         |   0.000|
Leds2<6>    |    9.246(R)|Clk_BUFGP         |   0.000|
Leds2<7>    |    9.646(R)|Clk_BUFGP         |   0.000|
Leds2<8>    |    8.812(R)|Clk_BUFGP         |   0.000|
Leds2<9>    |    8.432(R)|Clk_BUFGP         |   0.000|
Ponto       |   10.918(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.444|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 04 14:01:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 142 MB



