#-----------------------------------------------------------
# Vivado v2012.2.1 (64-bit)
# Build 200253 by xbuild on Wed Aug 29 11:42:44 MDT 2012
# Start of session at: Tue Sep 18 14:31:46 2012
# Process ID: 10828
# Log file: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/fpgaTop.rds
# Journal file: /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

source fpgaTop.tcl
# set_param iopl.termPlaceClean 1
# read_verilog {
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncFIFO.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncBit.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SizedFIFO.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/ResetInverter.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/FIFO2.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/rtl/mkCRC32.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/TriState.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/MakeResetA.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/Counter.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkSwap.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkGMAC.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkFTop_kc705.v
#   /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/rtl/fpgaTop_kc705.v
# }
# set_property webtalk.parent_dir /home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.data/wt [current_project]
# synth_design -top fpgaTop -part xc7k325tffg900-1

Starting synthesis...

INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-290] Got license for Synthesis
INFO: [Common 17-291] Device 'xc7k325t' license available: Synthesis
Using Coregen IP in: /opt/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 169.891 ; gain = 70.688
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/rtl/fpgaTop_kc705.v:5]

INFO: [Synth 8-638] synthesizing module 'mkFTop_kc705' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkFTop_kc705.v:163]

INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncBit.v:33]

	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (1#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncBit.v:33]

INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-256] done synthesizing module 'BUFIO' (2#22) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (3#22) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (4#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (5#22) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (6#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-328] inferring memory (8x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (7#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (7#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (8#22) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (9#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-328] inferring memory (16x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (9#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (10#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:12717]

INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (11#22) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:12717]

INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (12#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 27 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (13#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 17 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (13#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'Counter' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 8 - type: integer 
	Parameter init bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'Counter' (14#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'Counter__parameterized0' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 4 - type: integer 
	Parameter init bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized0' (14#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'TriState' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/TriState.v:30]

	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriState' (15#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/TriState.v:30]

INFO: [Synth 8-638] synthesizing module 'mkSwap' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkSwap.v:36]

INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SizedFIFO.v:32]

	Parameter p1width bound to: 10 - type: integer 
	Parameter p2depth bound to: 6 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 4 - type: integer 
INFO: [Synth 8-328] inferring memory (5x10 bits) for variable 'arr' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SizedFIFO.v:62]
INFO: [Synth 8-284] extracting RAM hierarchy for 'arr_reg'
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (16#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SizedFIFO.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (16#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-256] done synthesizing module 'mkSwap' (17#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkSwap.v:36]

INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10834]

	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (18#22) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10834]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (18#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:529]

INFO: [Synth 8-256] done synthesizing module 'BUFG' (19#22) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:529]

INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10935]

	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (20#22) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10935]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized2' [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized2' (20#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-256] done synthesizing module 'mkFTop_kc705' (21#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/bdw/mkFTop_kc705.v:163]

WARNING: [Synth 8-350] instance 'ftop' of module 'mkFTop_kc705' requires 23 connections, but only 20 given [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/rtl/fpgaTop_kc705.v:39]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (22#22) [/home/cms/projects/blue7/blue7swap/blue7swap/blue7swap.srcs/sources_1/imports/rtl/fpgaTop_kc705.v:5]

finished synthesize : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 432.664 ; gain = 333.461
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-1
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 526.266 ; gain = 427.062
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               50 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 81    
+---RAMs : 
	              160 Bit         RAMs := 1     
	               80 Bit         RAMs := 1     
	               50 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    108 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\col_cc/sSyncReg_reg ) is unused and will be removed from module reg__120.
INFO: [Synth 8-3332] Sequential element (\col_cc/dSyncReg1_reg ) is unused and will be removed from module reg__119.
INFO: [Synth 8-3332] Sequential element (\col_cc/dSyncReg2_reg ) is unused and will be removed from module reg__118.
INFO: [Synth 8-3332] Sequential element (\crs_cc/sSyncReg_reg ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\crs_cc/dSyncReg1_reg ) is unused and will be removed from module reg__122.
INFO: [Synth 8-3332] Sequential element (\crs_cc/dSyncReg2_reg ) is unused and will be removed from module reg__121.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg[0] ) is unused and will be removed from module reg__18.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg_rep[5] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg_rep[4] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg[0] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_reg) is unused and will be removed from module reg__70.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_1_reg) is unused and will be removed from module reg__71.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_2_reg) is unused and will be removed from module reg__72.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_3_reg) is unused and will be removed from module reg__73.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_4_reg) is unused and will be removed from module reg__74.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_5_reg) is unused and will be removed from module reg__75.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_6_reg) is unused and will be removed from module reg__76.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_7_reg) is unused and will be removed from module reg__77.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_8_reg) is unused and will be removed from module reg__78.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_9_reg) is unused and will be removed from module reg__79.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_10_reg) is unused and will be removed from module reg__80.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_11_reg) is unused and will be removed from module reg__81.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_12_reg) is unused and will be removed from module reg__82.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_13_reg) is unused and will be removed from module reg__83.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_14_reg) is unused and will be removed from module reg__84.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_15_reg) is unused and will be removed from module reg__85.
-------> Message [OPT-118] suppressed 16 times
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 528.266 ; gain = 429.062
---------------------------------------------------------------------------------

INFO: [Synth 8-284] extracting RAM hierarchy for 'ftop/gmac/rxRS_rxF/fifoMem_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'ftop/gmac/txRS_txF/fifoMem_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'ftop/swap/firstF/arr_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'ftop/swap/secondF/arr_reg'

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/gmac/txRS_txER_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_rWriteData_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ftop/mdi_rOutEn_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ftop/mdi_rMDD_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_rMDC_reg )
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/intr_cc/dSyncReg2_reg ) is unused and will be removed from module fpgaTop.
-------> Message [OPT-119] suppressed 23 times
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_unfD_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_txER_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_fullD_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/gmacLED_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_ovfBit/dSyncReg2_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_unfBit/dSyncReg2_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/phyReset/reset_hold_reg[7] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/phyReset/reset_hold_reg[6] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/phyReset/reset_hold_reg[5] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/phyReset/reset_hold_reg[4] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/phyReset/reset_hold_reg[3] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/phyReset/reset_hold_reg[2] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/phyReset/reset_hold_reg[1] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/phyReset/reset_hold_reg[0] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/intr_cc/dSyncReg1_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_ovfBit/dSyncReg1_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_unfBit/dSyncReg1_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/intr_cc/sSyncReg_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_ovfBit/sSyncReg_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_unfBit/sSyncReg_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxOperateD_reg ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxOperateS/sSyncReg_reg ) is unused and will be removed from module fpgaTop.
WARNING: [Common 17-14] Message 'Synth 8-3332' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_txF/dGDeqPtr_reg_rep[1] ) is unused and will be removed from module fpgaTop.
-------> Message [OPT-118] suppressed 151 times
No constraint files found.
info: Area reduced by  1.2%
info: Area reduced by  39.8%
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 563.375 ; gain = 464.172
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 563.375 ; gain = 464.172
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
-------> Message [OPT-118] suppressed 6 times
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 563.375 ; gain = 464.172
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 563.375 ; gain = 464.172
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
Rebuild netlist hierarchy Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 563.375 ; gain = 0.000

---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+-----------+-----
     |Cell       |Count
-----+-----------+-----
1    |BUFG       |    2
2    |BUFIO      |    1
3    |BUFR       |    1
4    |CARRY4     |    3
5    |IBUFDS_GTE2|    1
6    |IDELAYCTRL |    1
7    |INV        |    1
8    |IODELAY    |    1
9    |LUT1       |   26
10   |LUT2       |   17
11   |LUT3       |   32
12   |LUT4       |   67
13   |LUT5       |  118
14   |LUT6       |  182
15   |MUXF7      |    1
16   |ODDR       |   11
17   |RAM32M     |    8
18   |FD         |   52
19   |FDC        |   69
20   |FDCE       |   36
21   |FDE        |  118
22   |FDPE       |    8
23   |FDR        |   12
24   |FDRE       |   65
25   |FDSE       |   68
26   |IBUF       |   14
27   |IBUFDS     |    1
28   |OBUF       |   13
29   |OBUFT      |    1
-----+-----------+-----
Report Instance Areas: 
-----+---------------------+----------------------------+-----
     |Instance             |Module                      |Cells
-----+---------------------+----------------------------+-----
1    |top                  |                            |  930
2    |  ftop               |mkFTop_kc705                |  899
3    |    sys1_rst         |SyncResetA__parameterized2  |    2
4    |    idc_idcRst       |MakeResetA                  |    8
5    |      rstSync        |SyncResetA__parameterized0_6|    5
6    |    gmac             |mkGMAC                      |  589
7    |      txRS_txRst     |SyncResetA__parameterized0  |    4
8    |      txRS_txF       |SyncFIFO__parameterized0    |  111
9    |      txRS_crc       |mkCRC32                     |   77
10   |      rxRS_rxOperateS|SyncBit                     |    8
11   |      txRS_txOperateS|SyncBit_3                   |    7
12   |      rxRS_rxRst     |SyncResetA__parameterized0_4|    4
13   |      rxRS_rxF       |SyncFIFO                    |   68
14   |      rxRS_crc       |mkCRC32_5                   |   78
15   |    swap             |mkSwap                      |  262
16   |      secondF        |SizedFIFO                   |   52
17   |      firstF         |SizedFIFO_0                 |   50
18   |      inF            |FIFO2__parameterized1       |   38
19   |      outF           |FIFO2__parameterized1_1     |   38
20   |      thirdF         |FIFO2__parameterized1_2     |   40
21   |    sys0_rst         |SyncResetA__parameterized1  |   17
-----+---------------------+----------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 563.375 ; gain = 464.172
---------------------------------------------------------------------------------

Synthesis Optimization Complete: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 563.375 ; gain = 413.766
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-510] IO constraint IOSTANDARD with a setting of GTE2 for cell ftop/sys1_clki will not be propagated through the buffer.  The constraint should be associated with the net that is connected to the top level port.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 261 instances were transformed.
  FD => FDCE: 52 instances
  FDC => FDCE: 69 instances
  FDE => FDCE: 118 instances
  FDR => FDRE: 12 instances
  INV => LUT1: 1 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

Phase 0 | Netlist Checksum: 29ad6770
INFO: [Common 17-83] Releasing license: Synthesis
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 706.281 ; gain = 556.672
# write_checkpoint fpgaTop.dcp
# report_utilization -file fpgaTop_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 706.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado...
