Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Sep  7 16:45:55 2017
| Host             : rumney-LMC-062144 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file block_design_wrapper_power_routed.rpt -pb block_design_wrapper_power_summary_routed.pb -rpx block_design_wrapper_power_routed.rpx
| Design           : block_design_wrapper
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.076 |
| Dynamic (W)              | 2.878 |
| Device Static (W)        | 0.198 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 79.5  |
| Junction Temperature (C) | 30.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.242 |       63 |       --- |             --- |
| Slice Logic              |     0.085 |    95073 |       --- |             --- |
|   LUT as Logic           |     0.075 |    35306 |    203800 |           17.32 |
|   Register               |     0.004 |    42576 |    407600 |           10.45 |
|   CARRY4                 |     0.004 |     1181 |     50950 |            2.32 |
|   LUT as Distributed RAM |     0.002 |     2240 |     64000 |            3.50 |
|   F7/F8 Muxes            |    <0.001 |     1153 |    203800 |            0.57 |
|   LUT as Shift Register  |    <0.001 |     1428 |     64000 |            2.23 |
|   Others                 |    <0.001 |     2515 |       --- |             --- |
| Signals                  |     0.126 |    72156 |       --- |             --- |
| Block RAM                |     0.099 |    287.5 |       445 |           64.61 |
| MMCM                     |     0.445 |        4 |        10 |           40.00 |
| PLL                      |     0.133 |        1 |        10 |           10.00 |
| DSPs                     |     0.002 |        4 |       840 |            0.48 |
| I/O                      |     1.080 |      187 |       500 |           37.40 |
| PHASER                   |     0.661 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.198 |          |           |                 |
| Total                    |     3.076 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.869 |       0.776 |      0.093 |
| Vccaux    |       1.800 |     0.831 |       0.802 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.009 |       0.008 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.713 |       0.712 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.020 |       0.008 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| block_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                              | block_design_i/mdm_0/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                                |            33.3 |
| block_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                            | block_design_i/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                       |            33.3 |
| clk_eth_gtx_block_design_clk_wiz_0_0                                                                                                                      | block_design_i/clk_wiz_0/inst/clk_eth_gtx_block_design_clk_wiz_0_0                                                                                                                                                                                           |             8.0 |
| clk_eth_ref_block_design_clk_wiz_0_0                                                                                                                      | block_design_i/clk_wiz_0/inst/clk_eth_ref_block_design_clk_wiz_0_0                                                                                                                                                                                           |             5.0 |
| clk_pll_i                                                                                                                                                 | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                                                                    |             5.0 |
| clk_pll_i                                                                                                                                                 | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             5.0 |
| clk_ref_mmcm_400                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                              |             2.5 |
| clkfbout_block_design_clk_wiz_0_0                                                                                                                         | block_design_i/clk_wiz_0/inst/clkfbout_block_design_clk_wiz_0_0                                                                                                                                                                                              |            10.0 |
| clkfbout_block_design_clk_wiz_1_0_1                                                                                                                       | block_design_i/pfs_clk_gen/inst/clkfbout_block_design_clk_wiz_1_0                                                                                                                                                                                            |             5.0 |
| freq_refclk                                                                                                                                               | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| gmii_rx_clk                                                                                                                                               | gmii_rx_clk                                                                                                                                                                                                                                                  |             8.0 |
| gmii_tx_clk                                                                                                                                               | gmii_tx_clk                                                                                                                                                                                                                                                  |             8.0 |
| iserdes_clkdiv                                                                                                                                            | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_1                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_2                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_3                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_4                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_5                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_6                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_7                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| mem_refclk                                                                                                                                                | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.2 |
| mmcm_clkfbout                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                 |             5.0 |
| mmcm_clkout0                                                                                                                                              | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                                           |            10.0 |
| mmcm_clkout0                                                                                                                                              | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                          |            10.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            10.0 |
| oserdes_clk                                                                                                                                               | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_1                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_10                                                                                                                                            | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.2 |
| oserdes_clk_2                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clk_3                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.2 |
| oserdes_clk_4                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_5                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_6                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clk_7                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_8                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_9                                                                                                                                             | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clkdiv                                                                                                                                            | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_1                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_10                                                                                                                                         | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_2                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_3                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_4                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_5                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_6                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_7                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_8                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_9                                                                                                                                          | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| pfs_ser_clk_block_design_clk_wiz_1_0_1                                                                                                                    | block_design_i/pfs_clk_gen/inst/pfs_ser_clk_block_design_clk_wiz_1_0                                                                                                                                                                                         |            62.5 |
| pll_clk3_out                                                                                                                                              | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             5.0 |
| pll_clkfbout                                                                                                                                              | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            20.0 |
| sys_diff_clock_clk_p                                                                                                                                      | sys_diff_clock_clk_p                                                                                                                                                                                                                                         |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| block_design_wrapper                                                                              |     2.878 |
|   block_design_i                                                                                  |     2.869 |
|     axi_bram_ctrl_0                                                                               |     0.005 |
|       U0                                                                                          |     0.005 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.005 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.005 |
|             GEN_ARB.I_SNG_PORT                                                                    |    <0.001 |
|             I_RD_CHNL                                                                             |     0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |    <0.001 |
|               BID_FIFO                                                                            |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_dma_0                                                                                     |     0.020 |
|       U0                                                                                          |     0.020 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                 |     0.004 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                        |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                      |    <0.001 |
|             I_UPDT_SG                                                                             |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                       |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                           |    <0.001 |
|               GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                   DYNSHREG_F_I                                                                    |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                     |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                      |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_RD_DATA_CNTL                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|               I_RESET                                                                             |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_WR_DATA_CNTL                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|           I_SG_FETCH_MNGR                                                                         |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                      |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                      |    <0.001 |
|             I_FTCH_SG                                                                             |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                        |     0.002 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                |     0.001 |
|               GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM                                         |    <0.001 |
|                 GEN_SYNC_FIFO.I_CNTRL_FIFO                                                        |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |    <0.001 |
|                     inst_fifo_gen                                                                 |    <0.001 |
|                       gconvfifo.rf                                                                |    <0.001 |
|                         grf.rf                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                     |    <0.001 |
|                             grss.rsts                                                             |    <0.001 |
|                             rpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                             gwss.wsts                                                             |    <0.001 |
|                             wpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                         |    <0.001 |
|                               RAM_reg_0_63_0_2                                                    |    <0.001 |
|                               RAM_reg_0_63_27_29                                                  |    <0.001 |
|                               RAM_reg_0_63_30_32                                                  |    <0.001 |
|                               RAM_reg_64_127_0_2                                                  |    <0.001 |
|                               RAM_reg_64_127_27_29                                                |    <0.001 |
|                               RAM_reg_64_127_30_32                                                |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                               |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                 |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                 DYNSHREG_F_I                                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                          |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |     0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                               |    <0.001 |
|             GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO    |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                 DYNSHREG_F_I                                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM                                   |    <0.001 |
|             GEN_SYNC_FIFO.I_UPDT_STS_FIFO                                                         |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                 DYNSHREG_F_I                                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                          |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.012 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.006 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                   |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |     0.004 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_DATA_FIFO                                                                         |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |     0.004 |
|                     inst_fifo_gen                                                                 |     0.004 |
|                       gconvfifo.rf                                                                |     0.004 |
|                         grf.rf                                                                    |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                     |    <0.001 |
|                             grss.gdc.dc                                                           |    <0.001 |
|                               gsym_dc.dc                                                          |    <0.001 |
|                             grss.rsts                                                             |    <0.001 |
|                             rpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                             gwss.wsts                                                             |    <0.001 |
|                             wpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                   |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.004 |
|                               inst_blk_mem_gen                                                    |     0.004 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                              |     0.004 |
|                                   valid.cstr                                                      |     0.004 |
|                                     ramloop[0].ram.r                                              |     0.004 |
|                                       prim_noinit.ram                                             |     0.004 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_MSTR_PCC                                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.006 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                        |     0.003 |
|               I_DATA_FIFO                                                                         |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |     0.002 |
|                     inst_fifo_gen                                                                 |     0.002 |
|                       gconvfifo.rf                                                                |     0.002 |
|                         grf.rf                                                                    |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                     |    <0.001 |
|                             grss.rsts                                                             |    <0.001 |
|                             rpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                             gwss.wsts                                                             |    <0.001 |
|                             wpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                   |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.002 |
|                               inst_blk_mem_gen                                                    |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                              |     0.002 |
|                                   valid.cstr                                                      |     0.002 |
|                                     ramloop[0].ram.r                                              |     0.002 |
|                                       prim_noinit.ram                                             |     0.002 |
|               I_WR_LEN_FIFO                                                                       |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                   DYNSHREG_F_I                                                                    |    <0.001 |
|             GEN_INCLUDE_PCC.I_MSTR_PCC                                                            |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |     0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                    |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_ethernet_0                                                                                |     0.099 |
|       inst                                                                                        |     0.099 |
|         c_counter_binary_0                                                                        |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_baseblox.i_baseblox_counter                                                       |    <0.001 |
|                 the_addsub                                                                        |    <0.001 |
|                   no_pipelining.the_addsub                                                        |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                       i_q.i_simple.qreg                                                           |    <0.001 |
|         c_shift_ram_0                                                                             |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_bb_inst                                                                           |    <0.001 |
|                 gen_output_regs.output_regs                                                       |    <0.001 |
|         eth_buf                                                                                   |     0.040 |
|           U0                                                                                      |     0.040 |
|             AXITX_2_TXCLIENT_FSM_GO                                                               |    <0.001 |
|               ClkB_reset_inst                                                                     |    <0.001 |
|             CLK2AXICLK_ISR_7                                                                      |    <0.001 |
|             COMBINE_RESETS                                                                        |     0.001 |
|               AXI_RESET_TO_GTX                                                                    |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               AXI_RESET_TO_RXCLIENT                                                               |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               AXI_RESET_TO_RXD_AXSTREAM                                                           |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               AXI_RESET_TO_RXS_AXSTREAM                                                           |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               AXI_RESET_TO_TXCLIENT                                                               |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               AXI_RESET_TO_TXC_AXSTREAM                                                           |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               AXI_RESET_TO_TXD_AXSTREAM                                                           |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               RXD_AXSTREAM_TO_RXS_AXSTREAM                                                        |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               TXC_AXSTREAM_TO_RXD_AXSTREAM                                                        |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               TXC_AXSTREAM_TO_RXS_AXSTREAM                                                        |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               TXD_AXSTREAM_TO_RXD_AXSTREAM                                                        |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               TXD_AXSTREAM_TO_RXS_AXSTREAM                                                        |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|               TXD_AXSTREAM_TO_TXC_AXSTREAM                                                        |    <0.001 |
|                 ClkA_reset_inst                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                   |    <0.001 |
|             I_ADDR_SHIM                                                                           |    <0.001 |
|             I_AXI_LITE_IPIF                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|                 I_DECODER                                                                         |    <0.001 |
|             I_REGISTERS                                                                           |    <0.001 |
|               CR_I                                                                                |    <0.001 |
|               IE_I                                                                                |    <0.001 |
|               IFGP_I                                                                              |    <0.001 |
|               IP_I                                                                                |    <0.001 |
|               IS_I                                                                                |    <0.001 |
|               RTAG_I                                                                              |    <0.001 |
|               TPID0_I                                                                             |    <0.001 |
|               TPID1_I                                                                             |    <0.001 |
|               TP_I                                                                                |    <0.001 |
|               TTAG_I                                                                              |    <0.001 |
|               UAWL_I                                                                              |    <0.001 |
|               UAWU_I                                                                              |    <0.001 |
|             RAF_REG_CROSS_I                                                                       |    <0.001 |
|             RCV_INTFCE_I                                                                          |     0.026 |
|               NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I                                                     |     0.016 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY                       |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY                       |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY                        |    <0.001 |
|               RX_AXISTREAM_IF_I                                                                   |     0.002 |
|                 ELASTIC_FIFO                                                                      |    <0.001 |
|                   I_BASIC_SFIFO                                                                   |    <0.001 |
|                     inst_fifo_gen                                                                 |    <0.001 |
|                       gconvfifo.rf                                                                |    <0.001 |
|                         grf.rf                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                             gr1.gdcf.dc                                                           |    <0.001 |
|                               dc                                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                     |    <0.001 |
|                             grss.rsts                                                             |    <0.001 |
|                             rpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                             gwss.wsts                                                             |    <0.001 |
|                             wpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                         |    <0.001 |
|                               RAM_reg_0_31_0_5                                                    |    <0.001 |
|                               RAM_reg_0_31_12_17                                                  |    <0.001 |
|                               RAM_reg_0_31_18_23                                                  |    <0.001 |
|                               RAM_reg_0_31_24_29                                                  |    <0.001 |
|                               RAM_reg_0_31_30_35                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                   |    <0.001 |
|               RX_DP_MEM_IF_I                                                                      |     0.008 |
|                 I_RXD_MEM                                                                         |     0.002 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                   |     0.002 |
|                     inst_blk_mem_gen                                                              |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                        |     0.002 |
|                         valid.cstr                                                                |     0.002 |
|                           ramloop[0].ram.r                                                        |     0.002 |
|                             prim_noinit.ram                                                       |     0.002 |
|                 I_RXS_MEM                                                                         |     0.005 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                   |     0.005 |
|                     inst_blk_mem_gen                                                              |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                        |     0.005 |
|                         valid.cstr                                                                |     0.005 |
|                           ramloop[0].ram.r                                                        |     0.005 |
|                             prim_noinit.ram                                                       |     0.005 |
|             RXCLCLK2AXICLK_INTRPT0                                                                |    <0.001 |
|               data_sync                                                                           |    <0.001 |
|             RXCLCLK2AXICLK_INTRPT1                                                                |    <0.001 |
|               data_sync                                                                           |    <0.001 |
|             RXCLCLK2AXICLK_INTRPT2                                                                |    <0.001 |
|               data_sync                                                                           |    <0.001 |
|             RXCLCLK2AXICLK_ISR_6                                                                  |    <0.001 |
|             TXCLCLK2AXICLK_ISR_1                                                                  |    <0.001 |
|               data_sync                                                                           |    <0.001 |
|             TXCLCLK2AXICLK_ISR_5                                                                  |    <0.001 |
|               data_sync                                                                           |    <0.001 |
|             TXCLCLK2AXICLK_ISR_8                                                                  |    <0.001 |
|             TX_IFGP_CROSS_I                                                                       |    <0.001 |
|             TX_INTFCE_I                                                                           |     0.010 |
|               TX_AXISTREAM_INTERFACE                                                              |     0.002 |
|                 GEN_CSUM.TX_CSUM_INTERFACE                                                        |     0.002 |
|                   GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE                                            |     0.002 |
|                     GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC                                         |    <0.001 |
|                     GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC                                          |    <0.001 |
|                     GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM                                           |    <0.001 |
|               TX_EMAC_INTERFACE                                                                   |     0.003 |
|               TX_MEM_INTERFACE                                                                    |     0.005 |
|                 TXC_MEM                                                                           |     0.004 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                   |     0.004 |
|                     inst_blk_mem_gen                                                              |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                        |     0.004 |
|                         valid.cstr                                                                |     0.004 |
|                           ramloop[0].ram.r                                                        |     0.004 |
|                             prim_init.ram                                                         |     0.004 |
|                 TXD_MEM                                                                           |    <0.001 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                   |    <0.001 |
|                     inst_blk_mem_gen                                                              |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                         valid.cstr                                                                |    <0.001 |
|                           ramloop[0].ram.r                                                        |    <0.001 |
|                             prim_noinit.ram                                                       |    <0.001 |
|             TX_PAUSE_FRAME_CROSS_I                                                                |    <0.001 |
|               data_sync                                                                           |    <0.001 |
|             gen_sample_rx_mac_config                                                              |    <0.001 |
|               data_sync                                                                           |    <0.001 |
|             gen_sample_tx_mac_config                                                              |    <0.001 |
|               data_sync                                                                           |    <0.001 |
|         mac                                                                                       |     0.059 |
|           inst                                                                                    |     0.059 |
|             tri_mode_ethernet_mac_i                                                               |     0.058 |
|               axi4_lite_ipif                                                                      |    <0.001 |
|                 axi4_lite_ipif_top_wrapper                                                        |    <0.001 |
|                   axi_lite_top                                                                    |    <0.001 |
|                     I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|                       I_DECODER                                                                   |    <0.001 |
|               bd_f793_mac_0_core                                                                  |     0.030 |
|                 addr_filter_top                                                                   |     0.002 |
|                   address_filter_inst                                                             |     0.002 |
|                     addr_regs.unicast_address_compare                                             |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                     address_filters[0].configurable_addresses                                     |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                     address_filters[0].sync_enable                                                |    <0.001 |
|                     address_filters[1].configurable_addresses                                     |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                     address_filters[1].sync_enable                                                |    <0.001 |
|                     address_filters[2].configurable_addresses                                     |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                     address_filters[2].sync_enable                                                |    <0.001 |
|                     address_filters[3].configurable_addresses                                     |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                      |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                    |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                      |    <0.001 |
|                     address_filters[3].sync_enable                                                |    <0.001 |
|                     byte_wide_ram[0].header_field_dist_ram                                        |    <0.001 |
|                     byte_wide_ram[1].header_field_dist_ram                                        |    <0.001 |
|                     byte_wide_ram[2].header_field_dist_ram                                        |    <0.001 |
|                     byte_wide_ram[3].header_field_dist_ram                                        |    <0.001 |
|                     byte_wide_ram[4].header_field_dist_ram                                        |    <0.001 |
|                     byte_wide_ram[5].header_field_dist_ram                                        |    <0.001 |
|                     byte_wide_ram[6].header_field_dist_ram                                        |    <0.001 |
|                     byte_wide_ram[7].header_field_dist_ram                                        |    <0.001 |
|                     resync_promiscuous_mode                                                       |    <0.001 |
|                     sync_update                                                                   |    <0.001 |
|                 flow                                                                              |     0.003 |
|                   pfc_tx                                                                          |    <0.001 |
|                   rx                                                                              |    <0.001 |
|                   rx_pause                                                                        |    <0.001 |
|                   sync_rx_enable                                                                  |    <0.001 |
|                   sync_tx_enable                                                                  |    <0.001 |
|                   tx                                                                              |     0.002 |
|                   tx_pause                                                                        |    <0.001 |
|                     sync_good_rx                                                                  |    <0.001 |
|                 gmii_mii_rx_gen                                                                   |    <0.001 |
|                 gmii_mii_tx_gen                                                                   |    <0.001 |
|                 intc_control.intc                                                                 |    <0.001 |
|                   gen_sync[0].sync_request                                                        |    <0.001 |
|                 ipic_mux_inst                                                                     |    <0.001 |
|                 man_block.managen                                                                 |     0.001 |
|                   conf                                                                            |    <0.001 |
|                   mdio_enabled.phy                                                                |    <0.001 |
|                 man_reset.sync_bus2ip_reset_bus2ip_clk                                            |    <0.001 |
|                 man_reset.sync_glbl_rstn_bus2ip_clk                                               |    <0.001 |
|                 no_avb_tx_axi_intf.tx_axi_shim                                                    |     0.003 |
|                 rx_axi_shim                                                                       |    <0.001 |
|                 rxgen                                                                             |     0.003 |
|                   FCS_CHECK                                                                       |    <0.001 |
|                   FRAME_CHECKER                                                                   |    <0.001 |
|                   FRAME_DECODER                                                                   |    <0.001 |
|                   RX_SM                                                                           |    <0.001 |
|                 stats_block.statistics_counters                                                   |     0.011 |
|                   fast_statistic_control[0].fast_statistics                                       |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   fast_statistic_control[1].fast_statistics                                       |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   fast_statistic_control[2].fast_statistics                                       |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   fast_statistic_control[3].fast_statistics                                       |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control1[10].frame_size_stats1                                   |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control1[4].frame_size_stats1                                    |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control1[5].frame_size_stats1                                    |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control1[6].frame_size_stats1                                    |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control1[7].frame_size_stats1                                    |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control1[8].frame_size_stats1                                    |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control1[9].frame_size_stats1                                    |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control2[11].frame_size_stats2                                   |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control2[12].frame_size_stats2                                   |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control2[13].frame_size_stats2                                   |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control2[14].frame_size_stats2                                   |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control2[15].frame_size_stats2                                   |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control2[16].frame_size_stats2                                   |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   frame_size_bin_control2[17].frame_size_stats2                                   |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   gen_distributed_mem[0].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[10].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[11].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[12].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[13].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[14].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[15].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[16].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[17].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[18].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[19].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[1].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[20].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[21].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[22].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[23].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[24].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[25].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[26].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[27].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[28].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[29].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[2].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[30].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[31].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[32].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[33].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[34].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[35].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[36].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[37].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[38].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[39].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[3].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[40].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[41].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[42].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[43].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[44].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[45].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[46].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[47].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[48].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[49].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[4].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[50].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[51].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[52].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[53].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[54].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[55].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[56].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[57].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[58].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[59].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[5].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[60].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[61].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[62].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[63].RAM64X1D_inst                                           |    <0.001 |
|                   gen_distributed_mem[6].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[7].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[8].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_mem[9].RAM64X1D_inst                                            |    <0.001 |
|                   gen_distributed_parity[0].RAM64X1D_inst                                         |    <0.001 |
|                   gen_distributed_parity[1].RAM64X1D_inst                                         |    <0.001 |
|                   gen_distributed_parity[2].RAM64X1D_inst                                         |    <0.001 |
|                   gen_distributed_parity[3].RAM64X1D_inst                                         |    <0.001 |
|                   gen_distributed_parity[4].RAM64X1D_inst                                         |    <0.001 |
|                   gen_distributed_parity[5].RAM64X1D_inst                                         |    <0.001 |
|                   gen_distributed_parity[6].RAM64X1D_inst                                         |    <0.001 |
|                   gen_distributed_parity[7].RAM64X1D_inst                                         |    <0.001 |
|                   general_statisic_control[18].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[19].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[20].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[21].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[22].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[23].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[24].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[25].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[26].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[27].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[28].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[29].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[30].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[31].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[32].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   general_statisic_control[33].general_statisics                                  |    <0.001 |
|                     sync_inc_vector                                                               |    <0.001 |
|                   rx_byte_counter                                                                 |    <0.001 |
|                     SYNC_STATS_RESET                                                              |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                        |    <0.001 |
|                   rx_fragment_counter                                                             |    <0.001 |
|                     SYNC_STATS_RESET                                                              |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                        |    <0.001 |
|                   rx_undersized_counter                                                           |    <0.001 |
|                     SYNC_STATS_RESET                                                              |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                        |    <0.001 |
|                   sync_request                                                                    |    <0.001 |
|                   sync_response                                                                   |    <0.001 |
|                   tx_byte_counter                                                                 |    <0.001 |
|                     SYNC_STATS_RESET                                                              |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                        |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                        |    <0.001 |
|                 sync_axi_rx_rstn_rx_clk                                                           |    <0.001 |
|                 sync_glbl_rstn_rx_clk                                                             |    <0.001 |
|                 sync_glbl_rstn_tx_clk                                                             |    <0.001 |
|                 sync_int_rx_rst_mgmt_rx_clk                                                       |    <0.001 |
|                 sync_int_tx_rst_mgmt_tx_clk                                                       |    <0.001 |
|                 sync_stats_reset                                                                  |    <0.001 |
|                 sync_tx_axi_rstn_tx_clk                                                           |    <0.001 |
|                 txgen                                                                             |     0.004 |
|                   TX_SM1                                                                          |     0.004 |
|                     CRCGEN                                                                        |    <0.001 |
|               clock_inst                                                                          |    <0.001 |
|               gmii_interface                                                                      |     0.025 |
|               rxspeedis10100gen                                                                   |    <0.001 |
|               txspeedis10100gen                                                                   |    <0.001 |
|               vector_decode_inst                                                                  |    <0.001 |
|             tri_mode_ethernet_mac_support_resets_i                                                |     0.002 |
|               idelayctrl_reset_gen                                                                |    <0.001 |
|         util_vector_logic_0                                                                       |     0.000 |
|     axi_intc_0                                                                                    |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         INTC_CORE_I                                                                               |    <0.001 |
|     axi_interconnect_1                                                                            |     0.072 |
|       m00_couplers                                                                                |     0.010 |
|         auto_cc                                                                                   |     0.010 |
|           inst                                                                                    |     0.010 |
|             gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst                                   |    <0.001 |
|             gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter                 |    <0.001 |
|             gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter                  |     0.004 |
|             gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter                |    <0.001 |
|             gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter                 |    <0.001 |
|             gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter                 |     0.005 |
|       m01_couplers                                                                                |     0.007 |
|         auto_ds                                                                                   |     0.007 |
|           inst                                                                                    |     0.007 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |     0.007 |
|               USE_READ.read_addr_inst                                                             |     0.002 |
|                 cmd_queue                                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                |    <0.001 |
|                                 RAM_reg_0_31_24_29                                                |    <0.001 |
|                                 RAM_reg_0_31_30_34                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                 |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |    <0.001 |
|               USE_READ.read_data_inst                                                             |     0.002 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_6_8                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |    <0.001 |
|                 cmd_queue                                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                |    <0.001 |
|                                 RAM_reg_0_31_24_29                                                |    <0.001 |
|                                 RAM_reg_0_31_30_34                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                 |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |    <0.001 |
|               USE_WRITE.write_data_inst                                                           |    <0.001 |
|       s00_couplers                                                                                |     0.004 |
|         auto_us                                                                                   |     0.004 |
|           inst                                                                                    |     0.004 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.004 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |     0.004 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 aw_pipe                                                                           |    <0.001 |
|       s01_couplers                                                                                |     0.006 |
|         auto_us                                                                                   |     0.006 |
|           inst                                                                                    |     0.006 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.006 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |     0.003 |
|                 r_pipe                                                                            |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |     0.002 |
|               USE_READ.read_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar_pipe                                                                           |    <0.001 |
|       s02_couplers                                                                                |     0.014 |
|         auto_us                                                                                   |     0.014 |
|           inst                                                                                    |     0.014 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.014 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |     0.004 |
|                 r_pipe                                                                            |     0.004 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |     0.003 |
|               USE_READ.read_addr_inst                                                             |     0.002 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |     0.002 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |     0.004 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar_pipe                                                                           |    <0.001 |
|                 aw_pipe                                                                           |    <0.001 |
|       s03_couplers                                                                                |     0.012 |
|         auto_us                                                                                   |     0.012 |
|           inst                                                                                    |     0.012 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.012 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |     0.005 |
|                 r_pipe                                                                            |     0.005 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |     0.002 |
|               USE_READ.read_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |     0.004 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar_pipe                                                                           |    <0.001 |
|                 aw_pipe                                                                           |    <0.001 |
|       s04_couplers                                                                                |     0.007 |
|         auto_us                                                                                   |     0.007 |
|           inst                                                                                    |     0.007 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.007 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |     0.004 |
|                 r_pipe                                                                            |     0.004 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |     0.002 |
|               USE_READ.read_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar_pipe                                                                           |    <0.001 |
|       xbar                                                                                        |     0.013 |
|         inst                                                                                      |     0.013 |
|           gen_samd.crossbar_samd                                                                  |     0.013 |
|             addr_arbiter_ar                                                                       |    <0.001 |
|             addr_arbiter_aw                                                                       |    <0.001 |
|               gen_arbiter.mux_mesg                                                                |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                    |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                          |    <0.001 |
|               gen_wmux.mux_w                                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                      |     0.004 |
|               b_pipe                                                                              |    <0.001 |
|               r_pipe                                                                              |     0.004 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                          |     0.001 |
|               gen_wmux.mux_w                                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                      |     0.004 |
|               b_pipe                                                                              |    <0.001 |
|               r_pipe                                                                              |     0.004 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                    |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                      |    <0.001 |
|               b_pipe                                                                              |    <0.001 |
|               r_pipe                                                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                        |    <0.001 |
|               wrouter_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                       |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                       |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                      |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                        |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                        |    <0.001 |
|               wrouter_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                                       |    <0.001 |
|             gen_slave_slots[3].gen_si_write.si_transactor_aw                                      |    <0.001 |
|             gen_slave_slots[3].gen_si_write.splitter_aw_si                                        |    <0.001 |
|             gen_slave_slots[3].gen_si_write.wdata_router_w                                        |    <0.001 |
|               wrouter_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|             gen_slave_slots[4].gen_si_read.si_transactor_ar                                       |    <0.001 |
|             splitter_aw_mi                                                                        |    <0.001 |
|     axi_timer_0                                                                                   |     0.002 |
|       U0                                                                                          |     0.002 |
|         AXI4_LITE_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         TC_CORE_I                                                                                 |     0.001 |
|           COUNTER_0_I                                                                             |     0.001 |
|             COUNTER_I                                                                             |     0.001 |
|           READ_MUX_I                                                                              |    <0.001 |
|           TIMER_CONTROL_I                                                                         |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|     axi_uartlite_0                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         UARTLITE_CORE_I                                                                           |    <0.001 |
|           BAUD_RATE_I                                                                             |    <0.001 |
|           UARTLITE_RX_I                                                                           |    <0.001 |
|             DELAY_16_I                                                                            |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|             SRL_FIFO_I                                                                            |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                 DYNSHREG_F_I                                                                      |    <0.001 |
|           UARTLITE_TX_I                                                                           |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                 |    <0.001 |
|             SRL_FIFO_I                                                                            |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                 DYNSHREG_F_I                                                                      |    <0.001 |
|     blk_mem_gen_0                                                                                 |     0.055 |
|       U0                                                                                          |     0.055 |
|         inst_blk_mem_gen                                                                          |     0.055 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.055 |
|             valid.cstr                                                                            |     0.055 |
|               has_mux_a.A                                                                         |    <0.001 |
|               ramloop[0].ram.r                                                                    |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[100].ram.r                                                                  |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[101].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[102].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[103].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[104].ram.r                                                                  |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[105].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[106].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[107].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[108].ram.r                                                                  |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[109].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[10].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[110].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[111].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[112].ram.r                                                                  |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[113].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[114].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[115].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[116].ram.r                                                                  |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[117].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[118].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[119].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[11].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[120].ram.r                                                                  |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[121].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[122].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[123].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[124].ram.r                                                                  |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[125].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[126].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[127].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[12].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[13].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[14].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[15].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[16].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[17].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[18].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[19].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[1].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[20].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[21].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[22].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[23].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[24].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[25].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[26].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[27].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[28].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[29].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[2].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[30].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[31].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[32].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[33].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[34].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[35].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[36].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[37].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[38].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[39].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[3].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[40].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[41].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[42].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[43].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[44].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[45].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[46].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[47].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[48].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[49].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[4].ram.r                                                                    |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[50].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[51].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[52].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[53].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[54].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[55].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[56].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[57].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[58].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[59].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[5].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[60].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[61].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[62].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[63].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[64].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[65].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[66].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[67].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[68].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[69].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[6].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[70].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[71].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[72].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[73].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[74].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[75].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[76].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[77].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[78].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[79].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[7].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[80].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[81].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[82].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[83].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[84].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[85].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[86].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[87].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[88].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[89].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[8].ram.r                                                                    |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[90].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[91].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[92].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[93].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[94].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[95].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[96].ram.r                                                                   |     0.001 |
|                 prim_noinit.ram                                                                   |     0.001 |
|               ramloop[97].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[98].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[99].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[9].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|     clk_wiz_0                                                                                     |     0.109 |
|       inst                                                                                        |     0.109 |
|     mdm_0                                                                                         |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         MDM_Core_I1                                                                               |    <0.001 |
|           JTAG_CONTROL_I                                                                          |    <0.001 |
|             Use_BSCAN.FDC_I                                                                       |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                   |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                            |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                            |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                             |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                             |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                               |    <0.001 |
|         Use_E2.BSCAN_I                                                                            |    <0.001 |
|     microblaze_0                                                                                  |     0.051 |
|       U0                                                                                          |     0.051 |
|         MicroBlaze_Core_I                                                                         |     0.051 |
|           Performance.Core                                                                        |     0.051 |
|             Data_Flow_I                                                                           |     0.009 |
|               ALU_I                                                                               |     0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                 |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                            |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                             |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|               Barrel_Shifter_I                                                                    |     0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                 |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                           |    <0.001 |
|               Data_Flow_Logic_I                                                                   |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                    |    <0.001 |
|               MUL_Unit_I                                                                          |     0.003 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2       |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3       |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4       |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|               Operand_Select_I                                                                    |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                               |    <0.001 |
|               Register_File_I                                                                     |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Shift_Logic_Module_I                                                                |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                 |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                   |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                |     0.000 |
|               Zero_Detect_I                                                                       |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                          |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                           |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                           |    <0.001 |
|               exception_registers_I1                                                              |    <0.001 |
|                 CarryIn_MUXCY                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                         |    <0.001 |
|               msr_reg_i                                                                           |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                  |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                             |    <0.001 |
|             Decode_I                                                                              |     0.005 |
|               PC_Module_I                                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                          |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                 |     0.000 |
|               PreFetch_Buffer_I1                                                                  |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Last_Sel_DFF                                                                      |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                             |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                          |    <0.001 |
|                 OF_Valid_DFF                                                                      |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                      |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                      |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                  |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                  |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                             |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                            |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                             |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                   |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                 |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                  |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                      |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                    |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               if_pc_incr_carry_and_0                                                              |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               if_pc_incr_carry_and_3                                                              |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               jump_logic_I1                                                                       |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                 |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                 |    <0.001 |
|               mem_PipeRun_carry_and                                                               |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                        |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                            |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                              |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                            |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                        |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                          |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                                  |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|                 sync_bits[1].sync_bit                                                             |    <0.001 |
|                 sync_bits[2].sync_bit                                                             |    <0.001 |
|                 sync_bits[3].sync_bit                                                             |    <0.001 |
|                 sync_bits[4].sync_bit                                                             |    <0.001 |
|                 sync_bits[5].sync_bit                                                             |    <0.001 |
|                 sync_bits[6].sync_bit                                                             |    <0.001 |
|                 sync_bits[9].sync_bit                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                          |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                       |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                |    <0.001 |
|                 Compare[0].MUXCY_I                                                                |    <0.001 |
|                 Compare[0].SRLC16E_I                                                              |    <0.001 |
|                 Compare[1].MUXCY_I                                                                |     0.000 |
|                 Compare[1].SRLC16E_I                                                              |    <0.001 |
|                 Compare[2].MUXCY_I                                                                |     0.000 |
|                 Compare[2].SRLC16E_I                                                              |    <0.001 |
|                 Compare[3].MUXCY_I                                                                |     0.000 |
|                 Compare[3].SRLC16E_I                                                              |    <0.001 |
|                 Compare[4].MUXCY_I                                                                |    <0.001 |
|                 Compare[4].SRLC16E_I                                                              |    <0.001 |
|                 Compare[5].MUXCY_I                                                                |     0.000 |
|                 Compare[5].SRLC16E_I                                                              |    <0.001 |
|                 Compare[6].MUXCY_I                                                                |     0.000 |
|                 Compare[6].SRLC16E_I                                                              |    <0.001 |
|                 Compare[7].MUXCY_I                                                                |     0.000 |
|                 Compare[7].SRLC16E_I                                                              |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                  |    <0.001 |
|               sync_trig_out_0                                                                     |     0.000 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                             |     0.014 |
|               DATA_RAM_Module                                                                     |     0.009 |
|                 Using_B36_S9.The_BRAMs[0].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S9.The_BRAMs[1].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S9.The_BRAMs[2].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S9.The_BRAMs[3].RAMB36_I1                                               |     0.002 |
|               Gen_WE[0].SUM_I                                                                     |    <0.001 |
|               Gen_WE[1].SUM_I                                                                     |    <0.001 |
|               Gen_WE[2].SUM_I                                                                     |    <0.001 |
|               Gen_WE[3].SUM_I                                                                     |    <0.001 |
|               TAG_RAM_Module                                                                      |     0.003 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                              |     0.003 |
|               Use_XX_Accesses3.xx_access_read_miss                                                |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_Latch_AS_Logic_1.AND2B1L_I1                                                   |    <0.001 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                                   |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                            |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                             |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                    |    <0.001 |
|               cache_valid_bit_detect_I1                                                           |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|               dcache_data_strobe_sel_carry_or_0                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_read_cache_hit_carry_or                                                         |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_read_cache_hit_direct_carry_and                                                 |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_read_cache_miss_sel_carry_and                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_tag_hit_comparator                                                              |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[6].MUXCY_I                                                       |     0.000 |
|               mem_tag_miss_comparator                                                             |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[6].MUXCY_I                                                       |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                        |    <0.001 |
|               MUXCY_I                                                                             |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                          |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                   |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_ICache.ICache_I1                                                                |     0.021 |
|               Cache_Interface_I1                                                                  |    <0.001 |
|               Data_RAM_Module                                                                     |     0.015 |
|                 Using_B36_S9.The_BRAMs[0].RAMB36_I1                                               |     0.004 |
|                 Using_B36_S9.The_BRAMs[1].RAMB36_I1                                               |     0.004 |
|                 Using_B36_S9.The_BRAMs[2].RAMB36_I1                                               |     0.004 |
|                 Using_B36_S9.The_BRAMs[3].RAMB36_I1                                               |     0.004 |
|               Tag_RAM_Module                                                                      |     0.004 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                              |     0.004 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                 |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                   |    <0.001 |
|               Using_Victim_Cache.victim_cache_I1                                                  |    <0.001 |
|                 LRU_Module_I1                                                                     |    <0.001 |
|                 RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                 RAM_reg_0_15_12_17                                                                |    <0.001 |
|                 RAM_reg_0_15_18_23                                                                |    <0.001 |
|                 RAM_reg_0_15_24_29                                                                |    <0.001 |
|                 RAM_reg_0_15_30_31                                                                |    <0.001 |
|                 RAM_reg_0_15_6_11                                                                 |    <0.001 |
|               Using_XX_Access_Part2.carry_or_I1                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               cache_valid_bit_detect_I1                                                           |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|             mem_databus_ready_sel_carry_or                                                        |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             read_data_mux_I                                                                       |    <0.001 |
|           Reset_DFF                                                                               |    <0.001 |
|           Using_Async_Interrupt.Interrupt_DFF                                                     |    <0.001 |
|     microblaze_0_local_memory                                                                     |     0.002 |
|       dlmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       dlmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       ilmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       ilmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       lmb_bram                                                                                    |     0.002 |
|         U0                                                                                        |     0.002 |
|           inst_blk_mem_gen                                                                        |     0.002 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                 |     0.002 |
|               valid.cstr                                                                          |     0.002 |
|                 ramloop[0].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[2].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[3].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|     mig_7series_0                                                                                 |     2.281 |
|       u_block_design_mig_7series_0_0_mig                                                          |     2.281 |
|         temp_mon_enabled.u_tempmon                                                                |     0.007 |
|         u_ddr3_clk_ibuf                                                                           |     0.007 |
|         u_ddr3_infrastructure                                                                     |     0.234 |
|         u_iodelay_ctrl                                                                            |     0.127 |
|         u_memc_ui_top_axi                                                                         |     1.906 |
|           mem_intfc0                                                                              |     1.860 |
|             ddr_phy_top0                                                                          |     1.847 |
|               u_ddr_calib_top                                                                     |     0.095 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                       |     0.025 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                 |     0.012 |
|                 ddr_phy_tempmon_0                                                                 |     0.002 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                       |     0.003 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                         |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                     |     0.011 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                                |     0.016 |
|                   u_ocd_cntlr                                                                     |     0.002 |
|                   u_ocd_data                                                                      |    <0.001 |
|                   u_ocd_edge                                                                      |    <0.001 |
|                   u_ocd_lim                                                                       |     0.003 |
|                   u_ocd_mux                                                                       |    <0.001 |
|                   u_ocd_po_cntlr                                                                  |     0.002 |
|                   u_ocd_samp                                                                      |    <0.001 |
|                   u_poc                                                                           |     0.007 |
|                     u_edge_center                                                                 |    <0.001 |
|                     u_edge_left                                                                   |    <0.001 |
|                     u_edge_right                                                                  |    <0.001 |
|                     u_poc_meta                                                                    |     0.003 |
|                     u_poc_tap_base                                                                |     0.002 |
|                 u_ddr_phy_init                                                                    |     0.020 |
|                 u_ddr_phy_wrcal                                                                   |     0.003 |
|                 u_ddr_prbs_gen                                                                    |     0.002 |
|               u_ddr_mc_phy_wrapper                                                                |     1.752 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                        |     0.009 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                        |     0.018 |
|                   OBUFTDS                                                                         |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                        |     0.018 |
|                   OBUFTDS                                                                         |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                        |     0.018 |
|                   OBUFTDS                                                                         |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                        |     0.018 |
|                   OBUFTDS                                                                         |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                        |     0.018 |
|                   OBUFTDS                                                                         |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                        |     0.018 |
|                   OBUFTDS                                                                         |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                        |     0.018 |
|                   OBUFTDS                                                                         |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                        |     0.018 |
|                   OBUFTDS                                                                         |     0.005 |
|                 u_ddr_mc_phy                                                                      |     0.973 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                               |     0.388 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.081 |
|                       ddr_byte_group_io                                                           |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                         mem_reg_0_3_0_5                                                           |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.081 |
|                       ddr_byte_group_io                                                           |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.002 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.081 |
|                       ddr_byte_group_io                                                           |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.002 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.081 |
|                       ddr_byte_group_io                                                           |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                               |     0.198 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.041 |
|                       ddr_byte_group_io                                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.002 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.055 |
|                       ddr_byte_group_io                                                           |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                   |     0.016 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.039 |
|                       ddr_byte_group_io                                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                               |     0.387 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.081 |
|                       ddr_byte_group_io                                                           |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                         mem_reg_0_3_0_5                                                           |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.081 |
|                       ddr_byte_group_io                                                           |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.002 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.081 |
|                       ddr_byte_group_io                                                           |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.081 |
|                       ddr_byte_group_io                                                           |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|             mc0                                                                                   |     0.013 |
|               bank_mach0                                                                          |     0.006 |
|                 arb_mux0                                                                          |     0.001 |
|                   arb_row_col0                                                                    |     0.001 |
|                     col_arb0                                                                      |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                       |    <0.001 |
|                     row_arb0                                                                      |    <0.001 |
|                   arb_select0                                                                     |    <0.001 |
|                 bank_cntrl[0].bank0                                                               |     0.001 |
|                   bank_compare0                                                                   |    <0.001 |
|                   bank_queue0                                                                     |    <0.001 |
|                   bank_state0                                                                     |    <0.001 |
|                 bank_cntrl[1].bank0                                                               |     0.001 |
|                   bank_compare0                                                                   |    <0.001 |
|                   bank_queue0                                                                     |    <0.001 |
|                   bank_state0                                                                     |    <0.001 |
|                 bank_cntrl[2].bank0                                                               |     0.001 |
|                   bank_compare0                                                                   |    <0.001 |
|                   bank_queue0                                                                     |    <0.001 |
|                   bank_state0                                                                     |    <0.001 |
|                 bank_cntrl[3].bank0                                                               |     0.001 |
|                   bank_compare0                                                                   |    <0.001 |
|                   bank_queue0                                                                     |    <0.001 |
|                   bank_state0                                                                     |    <0.001 |
|                 bank_common0                                                                      |    <0.001 |
|               col_mach0                                                                           |     0.002 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                     |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                     |    <0.001 |
|               rank_mach0                                                                          |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                         |    <0.001 |
|                 rank_common0                                                                      |    <0.001 |
|                   maintenance_request.maint_arb0                                                  |    <0.001 |
|           u_axi_mc                                                                                |     0.016 |
|             axi_mc_ar_channel_0                                                                   |     0.001 |
|               ar_cmd_fsm_0                                                                        |    <0.001 |
|               axi_mc_cmd_translator_0                                                             |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                 |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                 |    <0.001 |
|             axi_mc_aw_channel_0                                                                   |     0.001 |
|               aw_cmd_fsm_0                                                                        |    <0.001 |
|               axi_mc_cmd_translator_0                                                             |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                 |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                 |    <0.001 |
|             axi_mc_b_channel_0                                                                    |    <0.001 |
|               bid_fifo_0                                                                          |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                  |    <0.001 |
|             axi_mc_r_channel_0                                                                    |     0.005 |
|               rd_data_fifo_0                                                                      |     0.005 |
|               transaction_fifo_0                                                                  |    <0.001 |
|             axi_mc_w_channel_0                                                                    |     0.008 |
|           u_ui_top                                                                                |     0.030 |
|             ui_cmd0                                                                               |    <0.001 |
|             ui_rd_data0                                                                           |     0.015 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                     |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                  |    <0.001 |
|             ui_wr_data0                                                                           |     0.015 |
|               pointer_ram.rams[0].RAM32M0                                                         |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                               |    <0.001 |
|     pfs_clk_gen                                                                                   |     0.126 |
|       inst                                                                                        |     0.126 |
|     pfs_daughtercard_0                                                                            |     0.021 |
|       inst                                                                                        |     0.021 |
|         genblk1[0].i_pfs_sector                                                                   |     0.003 |
|           deserializer                                                                            |     0.002 |
|           rx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|           serializer                                                                              |    <0.001 |
|           tx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|         genblk1[1].i_pfs_sector                                                                   |     0.003 |
|           deserializer                                                                            |     0.002 |
|           rx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|           serializer                                                                              |    <0.001 |
|           tx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|         genblk1[2].i_pfs_sector                                                                   |     0.003 |
|           deserializer                                                                            |     0.002 |
|           rx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|           serializer                                                                              |    <0.001 |
|           tx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|         genblk1[3].i_pfs_sector                                                                   |     0.003 |
|           deserializer                                                                            |     0.002 |
|           rx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|           serializer                                                                              |    <0.001 |
|           tx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|         genblk1[4].i_pfs_sector                                                                   |     0.004 |
|           deserializer                                                                            |     0.003 |
|           rx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|           serializer                                                                              |    <0.001 |
|           tx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|         genblk1[5].i_pfs_sector                                                                   |     0.003 |
|           deserializer                                                                            |     0.002 |
|           rx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|           serializer                                                                              |    <0.001 |
|           tx_fifo                                                                                 |    <0.001 |
|             FIFO_DUALCLOCK_MACRO_inst                                                             |    <0.001 |
|     proc_sys_reset_0                                                                              |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                              |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     rst_mig_7series_0_200M                                                                        |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                              |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     simple_ip_0                                                                                   |    <0.001 |
|       inst                                                                                        |    <0.001 |
|     smartconnect_0                                                                                |     0.025 |
|       inst                                                                                        |     0.025 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.004 |
|           m00_exit                                                                                |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 b_cmd_split                                                                       |    <0.001 |
|                 r_cmd_fifo                                                                        |    <0.001 |
|                 r_cmd_split                                                                       |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.002 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     bid_fifo_0                                                                    |    <0.001 |
|                     bresp_fifo_0                                                                  |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |    <0.001 |
|           m00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m00_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         m01_exit_pipeline                                                                         |     0.002 |
|           m01_exit                                                                                |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 b_cmd_split                                                                       |    <0.001 |
|                 r_cmd_fifo                                                                        |    <0.001 |
|                 r_cmd_split                                                                       |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.001 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.001 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     bid_fifo_0                                                                    |    <0.001 |
|                     bresp_fifo_0                                                                  |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m01_nodes                                                                                 |    <0.001 |
|           m01_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m01_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m01_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m01_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m01_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         m02_exit_pipeline                                                                         |     0.002 |
|           m02_exit                                                                                |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 b_cmd_split                                                                       |    <0.001 |
|                 r_cmd_fifo                                                                        |    <0.001 |
|                 r_cmd_split                                                                       |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.001 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.001 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     bid_fifo_0                                                                    |    <0.001 |
|                     bresp_fifo_0                                                                  |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m02_nodes                                                                                 |    <0.001 |
|           m02_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m02_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m02_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m02_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m02_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         m03_exit_pipeline                                                                         |     0.002 |
|           m03_exit                                                                                |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 b_cmd_split                                                                       |    <0.001 |
|                 r_cmd_fifo                                                                        |    <0.001 |
|                 r_cmd_split                                                                       |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.001 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.001 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     bid_fifo_0                                                                    |    <0.001 |
|                     bresp_fifo_0                                                                  |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m03_nodes                                                                                 |    <0.001 |
|           m03_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m03_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m03_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m03_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m03_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         m04_exit_pipeline                                                                         |     0.001 |
|           m04_exit                                                                                |     0.001 |
|             inst                                                                                  |     0.001 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 b_cmd_split                                                                       |    <0.001 |
|                 r_cmd_fifo                                                                        |    <0.001 |
|                 r_cmd_split                                                                       |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_axi4lite.axilite_b2s                                                          |    <0.001 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     bid_fifo_0                                                                    |    <0.001 |
|                     bresp_fifo_0                                                                  |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m04_nodes                                                                                 |    <0.001 |
|           m04_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m04_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m04_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m04_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m04_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         m05_exit_pipeline                                                                         |     0.003 |
|           m05_exit                                                                                |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 b_cmd_split                                                                       |    <0.001 |
|                 r_cmd_fifo                                                                        |    <0.001 |
|                 r_cmd_split                                                                       |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.001 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.001 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     bid_fifo_0                                                                    |    <0.001 |
|                     bresp_fifo_0                                                                  |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m05_nodes                                                                                 |    <0.001 |
|           m05_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m05_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m05_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m05_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m05_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         m06_exit_pipeline                                                                         |     0.002 |
|           m06_exit                                                                                |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 b_cmd_split                                                                       |    <0.001 |
|                 r_cmd_fifo                                                                        |    <0.001 |
|                 r_cmd_split                                                                       |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_axi4lite.axilite_b2s                                                          |    <0.001 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     bid_fifo_0                                                                    |    <0.001 |
|                     bresp_fifo_0                                                                  |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m06_nodes                                                                                 |    <0.001 |
|           m06_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m06_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           m06_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m06_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|           m06_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.005 |
|           s00_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                                         |    <0.001 |
|                 gen_srls[1].srl_nx1                                                               |    <0.001 |
|                 gen_srls[2].srl_nx1                                                               |    <0.001 |
|                 gen_srls[3].srl_nx1                                                               |    <0.001 |
|                 gen_srls[4].srl_nx1                                                               |    <0.001 |
|                 gen_srls[5].srl_nx1                                                               |    <0.001 |
|                 gen_srls[6].srl_nx1                                                               |    <0.001 |
|                 gen_srls[7].srl_nx1                                                               |    <0.001 |
|               gen_wroute_fifo.wroute_split                                                        |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                         |    <0.001 |
|           s00_transaction_regulator                                                               |     0.002 |
|             inst                                                                                  |     0.002 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|         s00_nodes                                                                                 |    <0.001 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           s00_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|           s00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         switchboards                                                                              |     0.002 |
|           ar_la_in_swbd                                                                           |     0.000 |
|             inst                                                                                  |     0.000 |
|           ar_la_out_swbd                                                                          |     0.000 |
|             inst                                                                                  |     0.000 |
|           aw_la_in_swbd                                                                           |     0.000 |
|             inst                                                                                  |     0.000 |
|           aw_la_out_swbd                                                                          |     0.000 |
|             inst                                                                                  |     0.000 |
|           i_nodes                                                                                 |     0.002 |
|             i_ar_node                                                                             |    <0.001 |
|               inst                                                                                |    <0.001 |
|                 inst_mi_handler                                                                   |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                              |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                            |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                    |    <0.001 |
|                       gen_single_rank.inst_cntr                                                   |    <0.001 |
|                 inst_si_handler                                                                   |    <0.001 |
|                   inst_arb_stall_late                                                             |    <0.001 |
|             i_aw_node                                                                             |    <0.001 |
|               inst                                                                                |    <0.001 |
|                 inst_mi_handler                                                                   |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                              |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                            |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                    |    <0.001 |
|                       gen_single_rank.inst_cntr                                                   |    <0.001 |
|                 inst_si_handler                                                                   |    <0.001 |
|                   inst_arb_stall_late                                                             |    <0.001 |
|             i_b_node                                                                              |    <0.001 |
|               inst                                                                                |    <0.001 |
|                 inst_mi_handler                                                                   |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                              |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                            |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                    |    <0.001 |
|                       gen_single_rank.inst_cntr                                                   |    <0.001 |
|                 inst_si_handler                                                                   |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                          |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[6].inst_req_counter         |    <0.001 |
|             i_r_node                                                                              |    <0.001 |
|               inst                                                                                |    <0.001 |
|                 inst_mi_handler                                                                   |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                              |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                            |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                    |    <0.001 |
|                       gen_single_rank.inst_cntr                                                   |    <0.001 |
|                 inst_si_handler                                                                   |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                          |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter         |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[6].inst_req_counter         |    <0.001 |
|             i_w_node                                                                              |    <0.001 |
|               inst                                                                                |    <0.001 |
|                 inst_mi_handler                                                                   |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                              |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                            |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                    |    <0.001 |
|                       gen_single_rank.inst_cntr                                                   |    <0.001 |
|                 inst_si_handler                                                                   |    <0.001 |
|                   inst_arb_stall_late                                                             |    <0.001 |
|           r_la_in_swbd                                                                            |     0.000 |
|             inst                                                                                  |     0.000 |
|           r_la_out_swbd                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                             |    <0.001 |
|           w_la_in_swbd                                                                            |     0.000 |
|             inst                                                                                  |     0.000 |
|           w_la_out_swbd                                                                           |     0.000 |
|             inst                                                                                  |     0.000 |
|     xlconcat_0                                                                                    |     0.000 |
|   mdio_mdc_mdio_iobuf                                                                             |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


