module main;
parameter STEP=2;
reg p_reset, m_clock; 
reg [3:0] a; 
wire [7:0] f; 
NS01 NS01 (.p_reset(p_reset),.m_clock(m_clock),.a(a),.f(f));
initial begin
 m_clock=0;p_reset=1;
 #3 p_reset=0;
 #2 a='h0;
 #2 a='h5;
 #2 a='h8;
 #2 a='ha;
#10 $finish;
 end
initial forever #STEP m_clock = ~m_clock;
initial begin
$monitor("a:%0X, f:%0X",a,f);
$dumpfile("NS01.vcd");
$dumpvars(2,NS01);
end
endmodule
