// Seed: 1415668249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign id_2 = id_5;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9
);
  uwire id_11 = 1'd0;
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
