Fitter report for CAN_CONTROLLER
Thu Dec 22 17:21:54 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|ALTSYNCRAM
 25. |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated|ALTSYNCRAM
 26. |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated|ALTSYNCRAM
 27. |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Thu Dec 22 17:21:54 2016      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; CAN_CONTROLLER                             ;
; Top-level Entity Name              ; CAN_CONTROLLER                             ;
; Family                             ; Cyclone IV GX                              ;
; Device                             ; EP4CGX15BF14C6                             ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 1,949 / 14,400 ( 14 % )                    ;
;     Total combinational functions  ; 1,840 / 14,400 ( 13 % )                    ;
;     Dedicated logic registers      ; 1,037 / 14,400 ( 7 % )                     ;
; Total registers                    ; 1037                                       ;
; Total pins                         ; 7 / 81 ( 9 % )                             ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 43,008 / 552,960 ( 8 % )                   ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                              ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                              ;
; Total PLLs                         ; 0 / 3 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   4.8%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+------------------------+-------------------------------+
; Pin Name               ; Reason                        ;
+------------------------+-------------------------------+
; conduit_end_tx_o       ; Incomplete set of assignments ;
; conduit_end_bus_off_on ; Incomplete set of assignments ;
; conduit_end_irq_on     ; Incomplete set of assignments ;
; conduit_end_clkout_o   ; Incomplete set of assignments ;
; clk_clk                ; Incomplete set of assignments ;
; conduit_end_rx_i       ; Incomplete set of assignments ;
; resetn_reset_n         ; Incomplete set of assignments ;
+------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3039 ) ; 0.00 % ( 0 / 3039 )        ; 0.00 % ( 0 / 3039 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3039 ) ; 0.00 % ( 0 / 3039 )        ; 0.00 % ( 0 / 3039 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2841 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 188 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/output_files/CAN_CONTROLLER.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,949 / 14,400 ( 14 % )   ;
;     -- Combinational with no register       ; 912                       ;
;     -- Register only                        ; 109                       ;
;     -- Combinational with a register        ; 928                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 922                       ;
;     -- 3 input functions                    ; 597                       ;
;     -- <=2 input functions                  ; 321                       ;
;     -- Register only                        ; 109                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1696                      ;
;     -- arithmetic mode                      ; 144                       ;
;                                             ;                           ;
; Total registers*                            ; 1,037 / 14,733 ( 7 % )    ;
;     -- Dedicated logic registers            ; 1,037 / 14,400 ( 7 % )    ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 146 / 900 ( 16 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 7 / 81 ( 9 % )            ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )            ;
;     -- Dedicated input pins                 ; 3 / 12 ( 25 % )           ;
;                                             ;                           ;
; Global signals                              ; 4                         ;
; M9Ks                                        ; 7 / 60 ( 12 % )           ;
; Total block memory bits                     ; 43,008 / 552,960 ( 8 % )  ;
; Total block memory implementation bits      ; 64,512 / 552,960 ( 12 % ) ;
; PLLs                                        ; 0 / 3 ( 0 % )             ;
; Global clocks                               ; 4 / 20 ( 20 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )             ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )             ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )             ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 5%              ;
; Peak interconnect usage (total/H/V)         ; 18% / 17% / 19%           ;
; Maximum fan-out                             ; 920                       ;
; Highest non-global fan-out                  ; 67                        ;
; Total fan-out                               ; 9989                      ;
; Average fan-out                             ; 3.32                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 1822 / 14400 ( 13 % ) ; 127 / 14400 ( < 1 % ) ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 863                   ; 49                    ; 0                              ;
;     -- Register only                        ; 92                    ; 17                    ; 0                              ;
;     -- Combinational with a register        ; 867                   ; 61                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 874                   ; 48                    ; 0                              ;
;     -- 3 input functions                    ; 572                   ; 25                    ; 0                              ;
;     -- <=2 input functions                  ; 284                   ; 37                    ; 0                              ;
;     -- Register only                        ; 92                    ; 17                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 1594                  ; 102                   ; 0                              ;
;     -- arithmetic mode                      ; 136                   ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 959                   ; 78                    ; 0                              ;
;     -- Dedicated logic registers            ; 959 / 14400 ( 7 % )   ; 78 / 14400 ( < 1 % )  ; 0 / 14400 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 133 / 900 ( 15 % )    ; 13 / 900 ( 1 % )      ; 0 / 900 ( 0 % )                ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 7                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                     ; 0                     ; 0                              ;
; Total memory bits                           ; 43008                 ; 0                     ; 0                              ;
; Total RAM block bits                        ; 64512                 ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 7 / 60 ( 11 % )       ; 0 / 60 ( 0 % )        ; 0 / 60 ( 0 % )                 ;
; Clock control block                         ; 4 / 23 ( 17 % )       ; 0 / 23 ( 0 % )        ; 0 / 23 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 143                   ; 115                   ; 0                              ;
;     -- Registered Input Connections         ; 49                    ; 86                    ; 0                              ;
;     -- Output Connections                   ; 166                   ; 92                    ; 0                              ;
;     -- Registered Output Connections        ; 3                     ; 91                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 9510                  ; 698                   ; 5                              ;
;     -- Registered Connections               ; 3671                  ; 481                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 102                   ; 207                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 207                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 30                    ; 15                    ; 0                              ;
;     -- Output Ports                         ; 8                     ; 33                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 22                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 3                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 22                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                          ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk_clk          ; J7    ; 3A       ; 16           ; 0            ; 14           ; 920                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; conduit_end_rx_i ; L7    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; resetn_reset_n   ; A11   ; 7        ; 20           ; 31           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; conduit_end_bus_off_on ; B6    ; 8        ; 14           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; conduit_end_clkout_o   ; C8    ; 7        ; 22           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; conduit_end_irq_on     ; N6    ; 3        ; 12           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; conduit_end_tx_o       ; C6    ; 8        ; 14           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name         ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+------------------+--------------------------+---------------------+---------------------------+
; L3       ; MSEL2            ; -                        ; -                   ; Dedicated Programming Pin ;
; N3       ; MSEL1            ; -                        ; -                   ; Dedicated Programming Pin ;
; K5       ; MSEL0            ; -                        ; -                   ; Dedicated Programming Pin ;
; J5       ; CONF_DONE        ; -                        ; -                   ; Dedicated Programming Pin ;
; K6       ; nSTATUS          ; -                        ; -                   ; Dedicated Programming Pin ;
; N5       ; DIFFIO_B1n, NCEO ; Use as programming pin   ; ~ALTERA_NCEO~       ; Dual Purpose Pin          ;
; A5       ; DATA0            ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; B5       ; ASDO             ; As input tri-stated      ; ~ALTERA_ASDO~       ; Dual Purpose Pin          ;
; C5       ; NCSO             ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; A4       ; DCLK             ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; D5       ; nCONFIG          ; -                        ; -                   ; Dedicated Programming Pin ;
; C4       ; nCE              ; -                        ; -                   ; Dedicated Programming Pin ;
; A3       ; TDI              ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; B3       ; TCK              ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; A2       ; TMS              ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; A1       ; TDO              ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
+----------+------------------+--------------------------+---------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 3 / 8 ( 38 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 1 / 2 ( 50 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 5        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 7        ; 2 / 14 ( 14 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 2 / 5 ( 40 % )  ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; altera_reserved_tdo                              ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; A2       ; 98         ; 9        ; altera_reserved_tms                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; A3       ; 96         ; 9        ; altera_reserved_tdi                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 87         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 88         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; resetn_reset_n                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 80         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 73         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; altera_reserved_tck                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; conduit_end_bus_off_on                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 75         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; conduit_end_tx_o                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; conduit_end_clkout_o                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 68         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 62         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F11      ; 61         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F12      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 59         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J7       ; 30         ; 3A       ; clk_clk                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K9       ; 36         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 48         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 47         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 54         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; conduit_end_rx_i                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 50         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 49         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 31         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; conduit_end_irq_on                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ; 32         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 33         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 34         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 39         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 40         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 42         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 45         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; |CAN_CONTROLLER                                                                                                             ; 1949 (1)    ; 1037 (0)                  ; 0 (0)         ; 43008       ; 7    ; 0            ; 0       ; 0         ; 0         ; 7    ; 0            ; 912 (1)      ; 109 (0)           ; 928 (0)          ; |CAN_CONTROLLER                                                                                                                                                                                                                                                                                                                                                                                                             ; CAN_CONTROLLER ;
;    |CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|                                                                     ; 356 (0)     ; 151 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 143 (0)      ; 3 (0)             ; 210 (0)          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                          ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router|                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                                                                                 ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|                                                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                         ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                       ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                   ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                      ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (41)      ; 1 (0)             ; 12 (9)           ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;          |altera_merlin_arbitrator:arb|                                                                                     ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                          ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (0)             ; 50 (47)          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                               ; CAN_CONTROLLER ;
;          |altera_merlin_arbitrator:arb|                                                                                     ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                  ; 50 (50)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 18 (18)          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                       ; CAN_CONTROLLER ;
;       |altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                              ; CAN_CONTROLLER ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                  ; CAN_CONTROLLER ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                             ; CAN_CONTROLLER ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                    ; CAN_CONTROLLER ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                 ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                      ; CAN_CONTROLLER ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                          ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                               ; CAN_CONTROLLER ;
;       |altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|              ; 14 (6)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (6)        ; 0 (0)             ; 6 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                   ; CAN_CONTROLLER ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                    ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; CAN_CONTROLLER ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                       ; CAN_CONTROLLER ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                  ; CAN_CONTROLLER ;
;       |altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|                                        ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                             ; CAN_CONTROLLER ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                            ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                 ; CAN_CONTROLLER ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                            ; CAN_CONTROLLER ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                                       ; 52 (52)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 44 (44)          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                                            ; CAN_CONTROLLER ;
;       |altera_merlin_width_adapter:width_adapter|                                                                           ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 25 (25)          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                ; CAN_CONTROLLER ;
;    |CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|                                                                               ; 1066 (686)  ; 567 (299)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 475 (363)    ; 57 (14)           ; 534 (309)        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                    ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|                                     ; 380 (82)    ; 268 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 112 (2)      ; 43 (0)            ; 225 (80)         ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                                    ; CAN_CONTROLLER ;
;          |CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|  ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (0)       ; 41 (0)            ; 55 (0)           ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                                    ; CAN_CONTROLLER ;
;             |CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk| ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 37 (35)           ; 12 (10)          ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; CAN_CONTROLLER ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work           ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work           ;
;             |CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|       ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck                                                            ; CAN_CONTROLLER ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work           ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work           ;
;             |sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy                                                                                           ; work           ;
;          |CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|                    ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                      ; CAN_CONTROLLER ;
;          |CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                        ; CAN_CONTROLLER ;
;          |CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|                      ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 9 (9)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                        ; CAN_CONTROLLER ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                    ; work           ;
;          |CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|                            ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 51 (51)          ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                              ; CAN_CONTROLLER ;
;             |CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram                                                                                                   ; CAN_CONTROLLER ;
;                |altsyncram:the_altsyncram|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work           ;
;                   |altsyncram_42a1:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated                                          ; work           ;
;       |CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                                     ; CAN_CONTROLLER ;
;          |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work           ;
;             |altsyncram_hrh1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated                                                                                                                                                                                                            ; work           ;
;       |CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                                     ; CAN_CONTROLLER ;
;          |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work           ;
;             |altsyncram_irh1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated                                                                                                                                                                                                            ; work           ;
;    |CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                            ; CAN_CONTROLLER ;
;       |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; work           ;
;          |altsyncram_ftd1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated                                                                                                                                                                                                                                                                                                   ; work           ;
;    |altera_reset_controller:rst_controller|                                                                                 ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |CAN_CONTROLLER|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                      ; CAN_CONTROLLER ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CAN_CONTROLLER|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; CAN_CONTROLLER ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CAN_CONTROLLER|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;    |can_vhdl_top:can_hw_controller_0|                                                                                       ; 471 (28)    ; 225 (10)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 243 (17)     ; 23 (0)            ; 205 (19)         ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0                                                                                                                                                                                                                                                                                                                                                                            ; can_controller ;
;       |can_vhdl_bsp:i_can_bsp|                                                                                              ; 350 (318)   ; 151 (127)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 198 (190)    ; 12 (12)           ; 140 (112)        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp                                                                                                                                                                                                                                                                                                                                                     ; can_controller ;
;          |can_vhdl_acf:i_can_acf|                                                                                           ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_acf:i_can_acf                                                                                                                                                                                                                                                                                                                              ; can_controller ;
;          |can_vhdl_crc:i_can_crc_rx|                                                                                        ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_crc:i_can_crc_rx                                                                                                                                                                                                                                                                                                                           ; can_controller ;
;          |can_vhdl_fifo:i_can_fifo|                                                                                         ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo                                                                                                                                                                                                                                                                                                                            ; can_controller ;
;       |can_vhdl_btl:i_can_btl|                                                                                              ; 48 (48)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 27 (27)          ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl                                                                                                                                                                                                                                                                                                                                                     ; can_controller ;
;       |can_vhdl_registers:i_can_registers|                                                                                  ; 47 (18)     ; 38 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 11 (0)            ; 29 (11)          ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers                                                                                                                                                                                                                                                                                                                                         ; can_controller ;
;          |can_vhdl_register:ACCEPTANCE_CODE_REG0|                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0                                                                                                                                                                                                                                                                                                  ; can_controller ;
;          |can_vhdl_register:TX_DATA_REG2|                                                                                   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG2                                                                                                                                                                                                                                                                                                          ; can_controller ;
;          |can_vhdl_register:TX_DATA_REG6|                                                                                   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG6                                                                                                                                                                                                                                                                                                          ; can_controller ;
;          |can_vhdl_register_asyn:MODE_REG_BASIC|                                                                            ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_BASIC                                                                                                                                                                                                                                                                                                   ; can_controller ;
;          |can_vhdl_register_asyn_syn:MODE_REG0|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:MODE_REG0                                                                                                                                                                                                                                                                                                    ; can_controller ;
;    |sld_hub:auto_hub|                                                                                                       ; 127 (1)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (1)       ; 17 (0)            ; 61 (0)           ; |CAN_CONTROLLER|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                            ; work           ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                        ; 126 (87)    ; 78 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (37)      ; 17 (17)           ; 61 (36)          ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                               ; work           ;
;          |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                       ; work           ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                     ; work           ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+
; conduit_end_tx_o       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; conduit_end_bus_off_on ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; conduit_end_irq_on     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; conduit_end_clkout_o   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_clk                ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; conduit_end_rx_i       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; resetn_reset_n         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                             ;
+--------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------+-------------------+---------+
; clk_clk                                                      ;                   ;         ;
; conduit_end_rx_i                                             ;                   ;         ;
;      - can_vhdl_top:can_hw_controller_0|rx_sync_tmp~0        ; 0                 ; 6       ;
; resetn_reset_n                                               ;                   ;         ;
;      - altera_reset_controller:rst_controller|merged_reset~0 ; 0                 ; 6       ;
+--------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LCCOMB_X10_Y28_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                ; LCCOMB_X10_Y28_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; LCCOMB_X10_Y27_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                    ; LCCOMB_X10_Y27_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                        ; LCCOMB_X13_Y27_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                       ; FF_X13_Y27_N15     ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                        ; LCCOMB_X12_Y28_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                   ; LCCOMB_X11_Y28_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                ; LCCOMB_X13_Y27_N2  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                              ; LCCOMB_X13_Y27_N26 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]~2                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y28_N4  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]~1                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y27_N2  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                                                                        ; FF_X14_Y28_N19     ; 67      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                    ; FF_X18_Y26_N21     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X15_Y24_N30 ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X18_Y26_N18 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1   ; LCCOMB_X17_Y26_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X17_Y26_N24 ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X17_Y26_N20 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X18_Y26_N31     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29                      ; LCCOMB_X18_Y27_N16 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21                      ; LCCOMB_X18_Y27_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13                       ; LCCOMB_X19_Y27_N16 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0                                           ; LCCOMB_X19_Y27_N12 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0                                           ; LCCOMB_X18_Y26_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12                                                                                                                                                    ; LCCOMB_X18_Y26_N28 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1                                                                                                                                                   ; LCCOMB_X16_Y26_N22 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                                             ; FF_X12_Y24_N11     ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                                                                                                                                ; FF_X11_Y26_N27     ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_result~36                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y22_N20 ; 45      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                                                                                                                                                                                                             ; FF_X11_Y26_N9      ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                                                                                                                                                                ; FF_X11_Y26_N23     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X8_Y25_N24  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y25_N18 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                        ; FF_X9_Y20_N21      ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                       ; FF_X9_Y20_N31      ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_src1~41                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y26_N24 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_src2_hi~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y20_N4   ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wren                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y25_N8  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                                                                                            ; LCCOMB_X8_Y25_N20  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                                                                                                                                                                ; FF_X11_Y26_N21     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y22_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y25_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y22_N24 ; 32      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y28_N20 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y30_N0     ; 125     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y30_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y25_N2  ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                              ; FF_X14_Y19_N17     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                               ; FF_X14_Y19_N25     ; 628     ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_cnt[1]~3                                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y17_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_stuff_cnt[2]~2                                                                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y19_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_crc:i_can_crc_rx|crc_xhdl1[13]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y17_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo|info_cnt_xhdl4[6]~10                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y22_N22 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|delayed_dominant_cnt[2]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X19_Y22_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt2[0]~1                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y17_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt2[0]~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y21_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_16~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y19_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_20~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y18_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_25~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y19_N16 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|reset_wr_fifo                                                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y18_N12 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|set_reset_mode                                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y21_N16 ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_err_cnt_xhdl16[3]~30                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y20_N26 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|LessThan0~0                                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y17_N26 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|clk_en_q                                                                                                                                                                                                                                                                                                                ; FF_X15_Y18_N27     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|delay[0]~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y18_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sample_point_xhdl1                                                                                                                                                                                                                                                                                                      ; FF_X16_Y18_N11     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:MODE_REG0|data_out_xhdl1[0]                                                                                                                                                                                                                                                      ; FF_X15_Y21_N19     ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_acceptance_code_0                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y22_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_mode                                                                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y22_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_tx_data_2~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y22_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_tx_data_6~11                                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y22_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; can_vhdl_top:can_hw_controller_0|process_1~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X13_Y25_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                         ; PIN_J7             ; 920     ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                           ; FF_X21_Y28_N15     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y26_N20 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y26_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y26_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y26_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y26_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y27_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y27_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y28_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y26_N12 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~13                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y28_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y28_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                                                                                                                                                                                        ; LCCOMB_X21_Y28_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                ; FF_X23_Y27_N5      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                               ; FF_X24_Y28_N1      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                ; FF_X22_Y27_N29     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                ; FF_X21_Y28_N23     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y28_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                               ; FF_X23_Y28_N17     ; 19      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                      ;
+-------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                  ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                          ; JTAG_X0_Y30_N0    ; 125     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_reset_controller:rst_controller|merged_reset~0 ; LCCOMB_X18_Y25_N2 ; 3       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst     ; FF_X14_Y19_N25    ; 628     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; clk_clk                                               ; PIN_J7            ; 920     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+-------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                                                                                                            ; 67      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0                                     ; 64      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                    ; 52      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                                                        ; 51      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access                                                                                                                                                                                      ; 47      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_result~36                                                                                                                                                                                                                                                                                                                                                            ; 45      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                                                                                                                                                                                                                                                 ; 41      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:MODE_REG0|data_out_xhdl1[0]                                                                                                                                                                                                                                                                                          ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                         ; 40      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                    ; 40      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe                                            ; 39      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0                                                                               ; 39      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_error_frame_xhdl33                                                                                                                                                                                                                                                                                                                                       ; 39      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                                        ; 38      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                                                                                 ; 37      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                             ; 37      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_ld                                                                                                                                                                                                                                                                                                                                                                  ; 36      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b                                         ; 36      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                                                                                                                                                                                                                                                                                  ; 34      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|hbreak_req~0                                                                                                                                                                                                                                                                                                                                                               ; 33      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                                                                        ; 33      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                                                                                                                    ; 33      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                                       ; 33      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                                                                        ; 33      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                                                                                                                    ; 33      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                                                                                                                                                                                                                                                                                              ; 33      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]~1                                                                                                                                                                                                                                                                                                      ; 33      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                            ; 32      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                                                     ; 32      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_src1~41                                                                                                                                                                                                                                                                                                                                                                  ; 32      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_src2_use_imm                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]                                                      ; 32      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]                                                      ; 32      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sampled_bit_xhdl2                                                                                                                                                                                                                                                                                                                                           ; 32      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12                                                                                                                                                                                        ; 31      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]~20                                                                                                                                                                                                                                                                                                                                                        ; 30      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                           ; 30      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                                                                                                                                                                                                    ; 29      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                                                                  ; 29      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sample_point_xhdl1                                                                                                                                                                                                                                                                                                                                          ; 29      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0                                                                                                                                                                                                                                                                                 ; 28      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_20~0                                                                                                                                                                                                                                                                                                                                                ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                         ; 25      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|out_valid~0                                                                                                                                                                                                                                                                                                            ; 25      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|always10~0                                                                                                                                                                                                                                                                                                             ; 25      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]~21                                                                                                                                                                                                                                                                                                                                                        ; 24      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_fill_bit~0                                                                                                                                                                                                                                                                                                                                                              ; 24      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[14]                                                                                                                                                                                                                                                                                                                                                                   ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                    ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                        ; 23      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_sub                                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|hard_sync~0                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|set_reset_mode                                                                                                                                                                                                                                                                                                                                              ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                    ; 21      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                                                                          ; 21      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[15]                                                                                                                                                                                                                                                                                                                                                                   ; 21      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[12]                                                                                                                                                                                                                                                                                                                                                                   ; 21      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                    ; 21      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                                                                                              ; 21      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                                                                                                                                                                                                                                    ; 20      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                          ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                   ; 19      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                                                                    ; 19      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                                                                                                                                                                                                                                   ; 19      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                                                                                                                                                                                                                                                                                                                                    ; 19      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29                                                          ; 18      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                                                                                                                                                                                                                   ; 18      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                                                                        ; 18      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                                                                                                                                                                                                                                                                                                                    ; 18      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                            ; 17      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                           ; 17      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                                                                                                                                                                     ; 17      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|ShiftLeft2~2                                                                                                                                                                                                                                                                                                           ; 16      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31                                                              ; 16      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|ShiftLeft2~1                                                                                                                                                                                                                                                                                                           ; 16      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|ShiftLeft2~0                                                                                                                                                                                                                                                                                                           ; 16      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_src2_lo~0                                                                                                                                                                                                                                                                                                                                                                ; 16      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_overload_frame_xhdl32~2                                                                                                                                                                                                                                                                                                                                  ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                    ; 15      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[5]                                                                                                                                                                                                                                                                                                                                                                    ; 15      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[11]                                                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                                                                                                                                                                                                    ; 15      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                       ; 15      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_crc:i_can_crc_rx|crc_xhdl1[13]~1                                                                                                                                                                                                                                                                                                                   ; 15      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_25~0                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; 15      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]                                                      ; 14      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                                                                                                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                               ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                           ; 13      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal2~5                                                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                                                     ; 13      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13                                                           ; 13      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|clk_en_q                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                   ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                                        ; 12      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_src1~40                                                                                                                                                                                                                                                                                                                                                                  ; 12      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_16~0                                                                                                                                                                                                                                                                                                                                                ; 11      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1                                       ; 11      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; 11      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_45~0                                                                                                                                                                                                                                                                                                                                                ; 11      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|node_bus_off_xhdl13                                                                                                                                                                                                                                                                                                                                         ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                    ; 10      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_break                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal133~0                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest                                                                                                                                                                                          ; 10      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|LessThan12~0                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rst_crc_enable~3                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|tx_point_xhdl4                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                                     ; 9       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_exception                                                                                                                                                                                                                                                                                                                                                           ; 9       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                                                    ; 9       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; 9       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                  ; 9       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[8]~2                                                                                                                                                                                                                                                                                                      ; 9       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_81~6                                                                                                                                                                                                                                                                                                                                                ; 9       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_err_cnt_xhdl16[3]~30                                                                                                                                                                                                                                                                                                                                     ; 9       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[7]                                                                                                                                                                                                                                                                                                                                        ; 9       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[8]                                                                                                                                                                                                                                                                                                                                        ; 9       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_frame_xhdl4                                                                                                                                                                                                                                                                                                                                        ; 9       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_frame                                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                ; 8       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_acceptance_code_0                                                                                                                                                                                                                                                                                                                            ; 8       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~2                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_tx_data_2~0                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_tx_data_6~11                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; can_vhdl_top:can_hw_controller_0|process_1~0                                                                                                                                                                                                                                                                                                                                                                        ; 8       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[3]                                                                                                                                                                                           ; 8       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[4]                                                                                                                                                                                           ; 8       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                           ; 8       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_retaddr~0                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[6]                                                                                                                                                                                                                                                                                                                                                                    ; 8       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[0]~1                                                                                                                                                                                            ; 8       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                                                            ; 8       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_crc:i_can_crc_rx|crc_xhdl1[14]                                                                                                                                                                                                                                                                                                                     ; 8       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|eof_cnt~1                                                                                                                                                                                                                                                                                                                                                   ; 8       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_frame_ended~1                                                                                                                                                                                                                                                                                                                                         ; 8       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[9]~1                                                                                                                                                                                                                                                                                                      ; 8       ;
; can_vhdl_top:can_hw_controller_0|data_out[4]~6                                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_err~5                                                                                                                                                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                           ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                  ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                  ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                  ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                  ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                  ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                  ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                  ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                  ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|LessThan0~0                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[7]                                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo|info_cnt_xhdl4[6]~10                                                                                                                                                                                                                                                                                                               ; 7       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[0]                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|resync                                                                                                                                                                                                                                                                                                                                                      ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|data_len[3]                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|data_len[0]                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_inter_xhdl9~1                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|quant_cnt[0]                                                                                                                                                                                                                                                                                                                                                ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_53~1                                                                                                                                                                                                                                                                                                                                                ; 7       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                               ; 7       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr                                                                                 ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_cnt[1]                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|enable_error_cnt2                                                                                                                                                                                                                                                                                                                                           ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|form_err~1                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|stuff_err~1                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|node_error_passive_xhdl26                                                                                                                                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                               ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data_nxt~5                                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[10]~11                                                                                                                                                                                                                                                                                                    ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                                                                                                                                          ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[0]                                                                                                                                                                                                                                                                                 ; 6       ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0                                                                                                                                                                                             ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                                                      ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_valid                                                                                                                                                                                                                                                                                                                                                                    ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                                                                                                                                                                                                ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bus_free_cnt[0]                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bus_free_cnt[1]                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|go_seg1~1                                                                                                                                                                                                                                                                                                                                                   ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                               ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                          ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3                                                                                                                                                                                                                                                ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|Equal2~1                                                                                                                                                                                                                                                                                        ; 6       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0                                                                                                                                                                                                                                                          ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_81~2                                                                                                                                                                                                                                                                                                                                                ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_26~2                                                                                                                                                                                                                                                                                                                                                ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_cnt[2]                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|go_seg2~0                                                                                                                                                                                                                                                                                                                                                   ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_cnt[0]                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|quant_cnt[1]                                                                                                                                                                                                                                                                                                                                                ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[5]                                                                                                                                                                                                                                                                                                                                        ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[6]                                                                                                                                                                                                                                                                                                                                        ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_ack                                                                                                                                                                                                                                                                                                                                                      ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt1[0]                                                                                                                                                                                                                                                                                                                                               ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_eof                                                                                                                                                                                                                                                                                                                                                      ; 6       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt1[1]                                                                                                                                                                                                                                                                                                                                               ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; can_vhdl_top:can_hw_controller_0|data_out[4]~37                                                                                                                                                                                                                                                                                                                                                                     ; 5       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2                                                                                                                                                                                                                                              ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_id1~2                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_mode                                                                                                                                                                                                                                                                                                                                         ; 5       ;
; can_vhdl_top:can_hw_controller_0|data_out[4]~8                                                                                                                                                                                                                                                                                                                                                                      ; 5       ;
; can_vhdl_top:can_hw_controller_0|data_out[4]~7                                                                                                                                                                                                                                                                                                                                                                      ; 5       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[11]~10                                                                                                                                                                                                                                                                                                    ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a                                         ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]                                                      ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt~0                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]~0                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal101~5                                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|reset_wr_fifo                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bus_free_cnt_en                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                                                                                                                                                                                                                                                                                                                    ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|go_sync                                                                                                                                                                                                                                                                                                                                                     ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_arith_result[0]~2                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_arith_result[1]~1                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                           ; 5       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; 5       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                           ; 5       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|uav_read~0                                                                                                                                                                                                                                                                                   ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|seg2                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_ide                                                                                                                                                                                                                                                                                                                                                      ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|data_len[1]                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|data_len[2]                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|passive_cnt[1]                                                                                                                                                                                                                                                                                                                                              ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|passive_cnt[2]                                                                                                                                                                                                                                                                                                                                              ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|quant_cnt[2]                                                                                                                                                                                                                                                                                                                                                ; 5       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                             ; 5       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2                                                                                                                                                                                                                                                ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[3]                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[4]                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_inter_xhdl11                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|enable_overload_cnt2                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt1[0]                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt2[0]                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt2[0]                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_crc_lim                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_ack_lim                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_overload_frame_xhdl32~0                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sampled_bit_q_xhdl3                                                                                                                                                                                                                                                                                                                                         ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_stuff_cnt[0]                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt1[1]                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt1[2]                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[3]                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_err_cnt_xhdl16[8]                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~13                                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                                                                                                                                                                                      ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_tx_data_6~12                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~4                                                                                                                                                                                                                                                                              ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[4]~6                                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[2]~5                                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3                                                                                                                                                                                     ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[23]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[24]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[25]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[26]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[27]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[28]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[29]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[30]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[16]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[18]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[19]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[21]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[22]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1                                                                                                                                                                                     ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0                                                                                                                                                                                     ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_85~0                                                                                                                                                                                                                                                                                                                                                ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                                                    ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                              ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                                                        ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src0_valid~1                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[17]                                                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_nxt~0                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal2~4                                                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal2~0                                                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]                                                        ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe                                         ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]                                                        ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[3]~4                                                                                                                                                                                                                                                                                                      ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|wr_fifo                                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[1]~3                                                                                                                                                                                                                                                                                                      ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_20~1                                                                                                                                                                                                                                                                                                                                                ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bus_free_cnt[2]                                                                                                                                                                                                                                                                                                                                             ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|first_compare_bit                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_cnt[1]~3                                                                                                                                                                                                                                                                                                                                                ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|process_8~0                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]                                                                                                                                                                                                                                            ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted~0                                                                                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|Equal1~0                                                                                                                                                                                                                                                                                        ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[3]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[4]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[0]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[1]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[1]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[2]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                                                                                                                           ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0                                                                               ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[3]~2                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|delayed_dominant_cnt[0]                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|remote_rq~0                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_dlc                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|eof_cnt~5                                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_idle~1                                                                                                                                                                                                                                                                                                                                                ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|passive_cnt[0]                                                                                                                                                                                                                                                                                                                                              ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_crc                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_cnt[3]                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|process_11~1                                                                                                                                                                                                                                                                                                                                                ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_idle_xhdl6                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_frame_ended~1                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[2]                                                                                                                                                                                                                                                                                                     ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[0]~0                                                                                                                                                                                                                                                                                                      ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0                                                            ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|clkout_cnt[0]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|clkout_cnt[1]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[0]                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[1]                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[2]                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_error_frame_xhdl33~0                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|crc_err                                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|Equal9~1                                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|eof_cnt[0]                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt2[1]                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt2[1]                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|LessThan2~0                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|eof_cnt[1]                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|Equal12~0                                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_stuff_cnt[1]                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt1[2]                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_xhdl29                                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[6]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[12]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|q_b[1]                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|q_b[2]                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|q_b[3]                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|q_b[4]                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|q_b[5]                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|q_b[6]                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|q_b[7]                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|q_b[0]                                                                                                                                                                                                             ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_err_cnt_xhdl16[7]                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                               ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_logic~9                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[20]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[7]~9                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[6]~8                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[5]~7                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                              ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[10]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[18]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[15]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[14]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[12]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[13]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[2]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[23]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[22]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[19]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[17]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                         ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[4]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_bstatus_reg                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[31]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[15]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[14]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[20]                                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_exception~1                                                                                                                                                                                                                                                                                                                                                         ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal2~10                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                         ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                       ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[11]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[9]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_id1                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_id2                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                                                                                                                                                                                         ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                       ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                         ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                                                                                           ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                                                       ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                                                                                               ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[10]                                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_iw[19]                                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_force_src2_zero                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal2~3                                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal2~2                                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal101~0                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[16]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[1]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|delayed_dominant_cnt[2]~1                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_49~1                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_r1                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_rtr1                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_rtr2                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bus_free_cnt[3]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|Equal1~0                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|av_waitrequest~2                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                                                          ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]                                                                                                                                                                                                                                           ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                          ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|av_waitrequest~0                                                                                                                                                                                                                                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[5]                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[6]                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[7]                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[8]                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[9]                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[10]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[11]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[12]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[13]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~0                                                                                                                                                                                                                                                                              ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[8]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[0]~15                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|process_81~5                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|delayed_dominant_cnt[1]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[3]~0                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|clk_en                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_r0                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_data~2                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_cnt[4]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|ide                                                                                                                                                                                                                                                                                                                                                         ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rtr1                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rtr2                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|Add6~0                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bus_free                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_err_latched~0                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt2[0]~1                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt2[0]~1                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_flag_over~2                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_crc_lim                                                                                                                                                                                                                                                                                                                                               ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_rtr1~0                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_idle~0                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|quant_cnt[3]                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|seg1                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|go_sync~0                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; can_vhdl_top:can_hw_controller_0|rx_sync                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_ack                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_de_stuff_reset                                                                                                                                                                                                                                                                                                                                          ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_write~0                                                                                                                                                                                                                                                                          ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|Equal2~0                                                                                                                                                                                                                                                                                        ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[0]                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|node_bus_off_q                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|clkout_cnt[2]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|LessThan11~2                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|send_ack_xhdl35~2                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_inter_xhdl9~0                                                                                                                                                                                                                                                                                                                                         ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt2[2]                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt2[2]                                                                                                                                                                                                                                                                                                                                               ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|eof_cnt[2]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|stuff_err~0                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_stuff_cnt_en                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_stuff_cnt[2]                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]                                                                                                                                                                                          ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                              ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[31]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[30]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[29]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[28]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[27]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[26]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[25]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[23]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[24]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[25]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[27]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[28]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[29]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[30]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[17]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[18]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[19]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[20]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[21]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[22]                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[24]                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                             ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[1]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[0]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|clk_cnt[6]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|clk_cnt[5]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|clk_cnt[0]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[1]                                                                                                                                                                                                                                                                                                           ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo|info_cnt_xhdl4[5]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo|info_cnt_xhdl4[4]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo|info_cnt_xhdl4[6]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_err_cnt_xhdl16[6]                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_err_cnt_xhdl16[5]                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_wr_dst_reg~4                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|Add23~29                                                                                                                                                                                                                                                                                                                                                    ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                              ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                              ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[21]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[17]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[7]                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[6]                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[15]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[14]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[13]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[23]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[22]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_result[25]~69                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_result[27]~65                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_result[29]~61                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_result[31]~57                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_result[17]~51                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_alu_result[21]~43                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                                                                                                                                                           ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|we_tx_data_6~10                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[31]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[30]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[28]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[26]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[27]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[25]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[19]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[20]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[16]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                             ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[18]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[23]~33                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[25]~32                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[1]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[26]~31                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[2]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[27]~30                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[3]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[28]~29                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[4]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[29]~28                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[5]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[30]~27                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[31]~26                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[7]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[15]~25                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[14]~24                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[17]~23                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[18]~22                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[19]~21                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[20]~20                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[21]~19                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[22]~18                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[24]~17                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[0]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[24]                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[4]                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                              ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[3]                                                                                                                                                                                                                                                                               ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                             ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_fill_bit~0                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst                                                                                                                                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[16]~16                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[1]                                                                                                                                                                                                                                                                               ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                              ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[9]                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]                                                                                                                                                                                                                                                                                        ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]                                                                                                                                                                                                                                                                                        ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[7]                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[8]                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0|data_out_xhdl1[5]                                                                                                                                                                                                                                                                                        ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0|data_out_xhdl1[4]                                                                                                                                                                                                                                                                                        ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[5]                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[6]                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]                                                                                                                                                                                                                                                                                        ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]                                                                                                                                                                                                                                                                                        ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[3]                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[4]                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0|data_out_xhdl1[1]                                                                                                                                                                                                                                                                                        ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0|data_out_xhdl1[0]                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router|Equal1~0                                                                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                               ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[3]~15                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[4]~14                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[5]~13                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[6]~12                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[7]~11                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[9]~10                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[10]~9                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[11]~8                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[12]~7                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[13]~6                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[1]~5                                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_jmp_direct~0                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_force_src2_zero~3                                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_exception~2                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_break~0                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[2]~4                                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_arith_src1[31]                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_arith_src2[31]                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_invert_arith_src_msb                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[23]~32                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[24]~31                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[25]~30                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[26]~29                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[27]~28                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[28]~27                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[29]~26                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[30]~25                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[31]~24                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[15]~23                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[0]~22                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[1]~20                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[6]~19                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[7]~18                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[14]~17                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[16]~16                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[17]~15                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[18]~14                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[19]~13                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[20]~12                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[21]~11                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[22]~10                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_compare_op[1]                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_compare_op[0]                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                                                                                                                                                                                            ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[2]~6                                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[3]~5                                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]~4                                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[1]~3                                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[0]~1                                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_stall~3                                                                                                                                                                                                                                                                                                                                                                  ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_stall~0                                                                                                                                                                                                                                                                                                                                                                  ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data_nxt~2                                                                                                                                                                                                                                                                                                                                                  ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal1~0                                                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data_nxt~0                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[8]~3                                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal101~4                                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                                                              ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                          ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[7]                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[9]                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[6]                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[8]                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[5]                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[7]                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[4]                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[6]                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[5]                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0                                                                                                                                                                                     ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[0]                                                                                                                                                                                                                                                                               ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                                                        ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                             ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]                                                       ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                              ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|temp_xhdl78[1]~0                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_acf:i_can_acf|id_ok_xhdl1                                                                                                                                                                                                                                                                                                                          ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_rtr1                                                                                                                                                                                                                                                                                                                                                  ; 2       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_rx_rtr2~1                                                                                                                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                                                                                                                                                                                    ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                                                                                                                                                                                ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                                                                                                                                                                    ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                                                                                                                                                                                               ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                                                                                                                                                                                               ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                                                                                                                                                                                    ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                                                                                                                                                                                    ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1                                                                                                                                                                                                                                                             ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                           ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                  ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                  ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                               ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                         ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal101~2                                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_alu_subtract~5                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal2~7                                                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|Equal2~6                                                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_br                                                                                                                                                                                                                                                                                                                                                                  ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_ctrl_alu_force_xor~8                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------------------+------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                     ; Location                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------------------+------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.mif ; M9K_X7_Y24_N0                                              ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.mif                ; M9K_X7_Y22_N0                                              ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.mif                ; M9K_X7_Y21_N0                                              ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; CAN_CONTROLLER_onchip_memory2_0.hex                     ; M9K_X7_Y20_N0, M9K_X7_Y23_N0, M9K_X7_Y25_N0, M9K_X7_Y19_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------------------+------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|ALTSYNCRAM                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10001000100110010111101011111001) (-289051463) (-2003207431) (-7-7-6-6-8-50-7)    ;(10101011101010101110010110010101) (-277731505) (-1414863467) (-5-4-5-5-1-10-6-11)   ;(00110010111111010001010011010001) (1982245025) (855446737) (32FD14D1)   ;(10110110011000011001001111000100) (1000017574) (-1235119164) (-4-9-9-14-6-12-3-12)   ;(11000110101001101010101000001001) (1463681825) (-962156023) (-3-9-5-9-5-5-15-7)   ;(00001011010000111101111001011011) (1320757133) (188997211) (B43DE5B)   ;(11010001110110010011000000101000) (-1316580434) (-774295512) (-2-14-2-6-12-15-13-8)   ;(10111100110100001000111000101010) (1833812922) (-1127182806) (-4-3-2-15-7-1-13-6)   ;
;8;(00011100100010111010111010000101) (-852240091) (478916229) (1C8BAE85)    ;(10110001000111011010110101100011) (477032413) (-1323455133) (-4-14-14-2-5-2-9-13)   ;(10000110010011011101111101100010) (-711969292) (-2041716894) (-7-9-11-2-20-9-14)   ;(01101000001100000001010010000110) (-1428438738) (1747981446) (68301486)   ;(01010001101000111101100011010000) (3270672) (1369692368) (51A3D8D0)   ;(01111010111101111101001110011110) (833300692) (2063061918) (7AF7D39E)   ;(01000111011000011011010100000011) (-1417151245) (1197585667) (4761B503)   ;(00101010100101110110111000010100) (950699728) (714567188) (2A976E14)   ;
;16;(10011000000101000001000001000001) (1669683267) (-1743515583) (-6-7-14-11-14-15-11-15)    ;(01001100000111110110010001110001) (-739821487) (1277125745) (4C1F6471)   ;(01000001110111000000101000110101) (-1980478583) (1104939573) (41DC0A35)   ;(01111101010010000100101011100011) (1079594399) (2101889763) (7D484AE3)   ;(00101010000100110010100111110011) (909657467) (705898995) (2A1329F3)   ;(01000100111011001111010010011001) (-1674311417) (1156379801) (44ECF499)   ;(11011100110011011101000100100101) (-19460037) (-590491355) (-2-3-3-2-2-14-13-11)   ;(00100100000000010100001011101001) (105274055) (604062441) (240142E9)   ;
;24;(00111011011111100100101100000101) (-1252489187) (998132485) (3B7E4B05)    ;(10111011100100101110011101100010) (1714269412) (-1148000414) (-4-4-6-13-1-8-9-14)   ;(01000101100101001010001111000101) (-1602361943) (1167369157) (4594A3C5)   ;(11101010000011011001010000001111) (1720501535) (-368208881) (-1-5-15-2-6-11-15-1)   ;(01100110010100100101110101111100) (-1817994370) (1716673916) (66525D7C)   ;(00001111010101010010001001000010) (1725221102) (257237570) (F552242)   ;(01000101001010111101010100101101) (-1634731193) (1160500525) (452BD52D)   ;(11010001111101001110110100010001) (-1307644061) (-772477679) (-2-140-11-1-2-14-15)   ;
;32;(01011101010110010000010000100010) (1378718394) (1566114850) (5D590422)    ;(11001000000000010110101101011111) (1812422351) (-939431073) (-3-7-15-14-9-4-10-1)   ;(10011010101110010100111100000111) (1920920573) (-1699131641) (-6-5-4-6-110-15-9)   ;(00010110101110101100100110110100) (-1638422632) (381340084) (16BAC9B4)   ;(11111110010101101001101011100011) (-152262435) (-27878685) (-1-10-9-6-5-1-13)   ;(11000110111000011110011011100111) (1482520161) (-958273817) (-3-9-1-14-1-9-1-9)   ;(00101111111100011001100100110010) (1479347166) (804362546) (2FF19932)   ;(11111110101100000101100010101101) (-123723523) (-21997395) (-1-4-15-10-7-5-3)   ;
;40;(00011101110011001110011001010001) (-731804175) (499967569) (1DCCE651)    ;(11100001100010111001101111111011) (659905291) (-510944261) (-1-14-7-4-6-40-5)   ;(11100010111101001111110001100100) (792365662) (-487261084) (-1-130-110-3-9-12)   ;(00000101110100110100100001000111) (564644107) (97732679) (5D34847)   ;(00000111011110101000000101000011) (736500503) (125468995) (77A8143)   ;(00101100111001000010000001111111) (1176052881) (753148031) (2CE4207F)   ;(00111111001111100101000100010011) (-872484169) (1061048595) (3F3E5113)   ;(11000010010011010010100000000011) (1035380817) (-1035130877) (-3-13-11-2-13-7-15-13)   ;
;48;(11100010100010011011010100000011) (759521921) (-494291709) (-1-13-7-6-4-10-15-13)    ;(11010001011010111100110101001110) (-1350063966) (-781464242) (-2-14-9-4-3-2-11-2)   ;(01010111101010000100000111001111) (604557069) (1470644687) (57A841CF)   ;(00010001100101001111011101010100) (2145173524) (294975316) (1194F754)   ;(01011100100100100101101000110001) (1296971413) (1553095217) (5C925A31)   ;(01000000111111010110100101000110) (-2070219142) (1090349382) (40FD6946)   ;(11100011100101111110010111010111) (862952245) (-476584489) (-1-12-6-8-1-10-2-9)   ;(11101010110110100111010101010011) (1783662041) (-354781869) (-1-5-2-5-8-10-10-13)   ;
;56;(11101011101010001110110000000001) (1869355519) (-341251071) (-1-4-5-7-1-3-15-15)    ;(11110101101100111001110100001011) (-1223061365) (-172778229) (-10-4-12-6-2-15-5)   ;(10001000101011110011100110100011) (-281692191) (-2001782365) (-7-7-50-12-6-5-13)   ;(01011011011111110010010000111110) (1190138428) (1535059006) (5B7F243E)   ;(01001111001010111011010010111010) (-434751376) (1328264378) (4F2BB4BA)   ;(10010100010100011010001000110100) (1088994230) (-1806589388) (-6-11-10-14-5-13-12-12)   ;(00010000111111011001100001001101) (2077314115) (285055053) (10FD984D)   ;(10101101010011101111010011110111) (-106721763) (-1387334409) (-5-2-11-10-110-9)   ;
;64;(01111111111010010111111110001011) (1329826669) (2146008971) (7FE97F8B)    ;(00001000111010100110000101001101) (1072460515) (149578061) (8EA614D)   ;(10011111001011000101110011110100) (-1917237766) (-1624482572) (-60-13-3-10-30-12)   ;(00111111100100001011011110100010) (-845800950) (1066448802) (3F90B7A2)   ;(10001100001010111100011101110100) (77416730) (-1943287948) (-7-3-13-4-3-8-8-12)   ;(01000101110111010110001110100101) (-1580222003) (1172136869) (45DD63A5)   ;(00110010000001000011001010011100) (1906063938) (839135900) (3204329C)   ;(10011001000010011011111000001101) (1767010181) (-1727414771) (-6-6-15-6-4-1-15-3)   ;
;72;(10111110011001011100100101111011) (2001050443) (-1100625541) (-4-1-9-10-3-6-8-5)    ;(01111000111100111101010010100100) (632301300) (2029245604) (78F3D4A4)   ;(00111110111010001011011100011100) (-917801158) (1055438620) (3EE8B71C)   ;(10011110100110100000110111100100) (-1983887386) (-1634071068) (-6-1-6-5-15-2-1-12)   ;(01010110110110110100001001101011) (519157505) (1457209963) (56DB426B)   ;(11100110100001101001110110000001) (1158706119) (-427385471) (-1-9-7-9-6-2-7-15)   ;(00100000101010110000011001010010) (-242364174) (548079186) (20AB0652)   ;(00000101110100100100011111101101) (564443755) (97667053) (5D247ED)   ;
;80;(00011110110111001100111100010010) (-627819874) (517787410) (1EDCCF12)    ;(00011110010010000011101101011010) (-672931764) (508050266) (1E483B5A)   ;(10001110010010001110111100011110) (286840602) (-1907822818) (-7-1-11-7-10-14-2)   ;(11110001100110101110111110111111) (-1631210101) (-241504321) (-14-6-5-10-4-1)   ;(10011000001100110101110100100011) (1679329609) (-1741464285) (-6-7-12-12-10-2-13-13)   ;(10010101010010101100100100100011) (1187217609) (-1790260957) (-6-10-11-5-3-6-13-13)   ;(01000110011110011100111011010110) (-1511136322) (1182387926) (4679CED6)   ;(10101110000110001101100110111000) (-24139462) (-1374103112) (-5-1-14-7-2-6-4-8)   ;
;88;(10111110010101111101101101001000) (1995461378) (-1101538488) (-4-1-10-8-2-4-11-8)    ;(00101010111110010011001111100011) (981264447) (720974819) (2AF933E3)   ;(00111111000001001110001001000100) (-888773488) (1057284676) (3F04E244)   ;(01011101000100011100100101011000) (1356860882) (1561446744) (5D11C958)   ;(01100101101111011010100011001011) (-1885126631) (1706928331) (65BDA8CB)   ;(11000101001111111110011001100100) (1329919958) (-985667996) (-3-10-120-1-9-9-12)   ;(01111001011111001110101011001000) (694714366) (2038229704) (797CEAC8)   ;(10101010101001000000011011100101) (-379290785) (-1432090907) (-5-5-5-11-15-9-1-11)   ;
;96;(11110111100001011110001001001110) (-1036416662) (-142220722) (-8-7-10-1-13-11-2)    ;(10010101010100010000000001110111) (1188873333) (-1789853577) (-6-10-10-14-15-15-8-9)   ;(01011011011011110101010110100011) (1186168995) (1534023075) (5B6F55A3)   ;(00101010001111000111010010011010) (922104936) (708605082) (2A3C749A)   ;(10101001001011100110101011100110) (-516828784) (-1456575770) (-5-6-13-1-9-5-1-10)   ;(10110010000100010111111110110000) (573983528) (-1307476048) (-4-13-14-14-80-50)   ;(00100110001010100010010101001110) (317455220) (640296270) (262A254E)   ;(10111000110001001101101001110100) (1430861034) (-1195058572) (-4-7-3-11-2-5-8-12)   ;
;104;(11110110100100000111000011101110) (-1133707422) (-158306066) (-9-6-15-8-15-1-2)    ;(10011110011111111000000010111000) (-1992593862) (-1635811144) (-6-1-80-7-15-4-8)   ;(10000011010001010010100010110100) (-1014102570) (-2092619596) (-7-12-11-10-13-7-4-12)   ;(01001010101011110110110110011000) (-893817018) (1253010840) (4AAF6D98)   ;(10010110000000100011001101110010) (1265104728) (-1778240654) (-6-9-15-13-12-12-8-14)   ;(11010001000101100110001111101101) (-1377348727) (-787061779) (-2-14-14-9-9-12-1-3)   ;(00110011101000111100000000000111) (2055772711) (866369543) (33A3C007)   ;(00001110011111110000011011101110) (1637603356) (243205870) (E7F06EE)   ;
;112;(00110100001110000101011110000111) (2121086311) (876107655) (34385787)    ;(00101110110111111101011110110000) (1372786364) (786421680) (2EDFD7B0)   ;(00000000110101100000111001001011) (65407113) (14028363) (D60E4B)   ;(01001001010100110101110000110000) (-1022827588) (1230199856) (49535C30)   ;(11101000001111110101110000010100) (1534845542) (-398500844) (-1-7-120-10-3-14-12)   ;(01011110000011000100110001011001) (1455562483) (1577864281) (5E0C4C59)   ;(00011101011110111001010001001010) (-758255184) (494638154) (1D7B944A)   ;(01101010111001101001011100110001) (-1170937483) (1793496881) (6AE69731)   ;
;120;(10111111100001000001010011100100) (2110718214) (-1081862940) (-40-7-11-14-11-1-12)    ;(01110100010100011100001000010010) (-18109922) (1951515154) (7451C212)   ;(01110100111011011110011011010010) (30912378) (1961748178) (74EDE6D2)   ;(00001000000011101010111110100101) (1003527645) (135180197) (80EAFA5)   ;(11110010000100000101001011011000) (-1573726450) (-233811240) (-13-14-15-10-13-2-8)   ;(11001100000010000001100111111011) (-2080795709) (-871884293) (-3-3-15-7-14-60-5)   ;(10001001100100111110010110110110) (-190564168) (-1986796106) (-7-6-6-12-1-10-4-10)   ;(11100010000011110010110111110110) (720816284) (-502321674) (-1-13-150-13-20-10)   ;
;128;(00001111001001100111101001100101) (1711475145) (254179941) (F267A65)    ;(01111010100011101000010000000111) (801051063) (2056160263) (7A8E8407)   ;(11100111101111100110010101101101) (1274652073) (-406952595) (-1-8-4-1-9-10-9-3)   ;(00000001101110100100110010100011) (156446243) (28986531) (1BA4CA3)   ;(01111111100110011000111001000100) (1303856160) (2140769860) (7F998E44)   ;(00101001110110000011010000100000) (871064744) (702034976) (29D83420)   ;(00010100100111111001101001110011) (-1847252133) (346004083) (149F9A73)   ;(01100100001110101110010100011110) (-2025888508) (1681581342) (643AE51E)   ;
;136;(00010010010101110001010011010011) (-2069354973) (307696851) (125714D3)    ;(01101110010010011101110000100001) (-820094903) (1850334241) (6E49DC21)   ;(00001011001000100111100101000110) (1310474506) (186808646) (B227946)   ;(00110110000010101000001101111101) (-1987433017) (906658685) (360A837D)   ;(10110010000110000111000001110100) (575776034) (-1307021196) (-4-13-14-7-8-15-8-12)   ;(00010111101100001011110110111101) (-1540830621) (397458877) (17B0BDBD)   ;(10010011100011111100011100111101) (1008416641) (-1819293891) (-6-12-70-3-8-12-3)   ;(11100111001111110101000000011110) (1234839554) (-415281122) (-1-8-120-10-15-14-2)   ;
;144;(01110000101101011011100001111110) (-387116768) (1890957438) (70B5B87E)    ;(00101010001010101110110110001010) (917599316) (707456394) (2A2AED8A)   ;(11111001011011001100100010000001) (-644633577) (-110311295) (-6-9-3-3-7-7-15)   ;(00000010000110110100100111100001) (206644741) (35342817) (21B49E1)   ;(10000110100100010110000000001101) (-691066819) (-2037293043) (-7-9-6-14-9-15-15-3)   ;(10110100010111100001110100010010) (797122292) (-1268900590) (-4-11-10-1-14-2-14-14)   ;(01100100110110010110010001001110) (-1976188828) (1691968590) (64D9644E)   ;(01001000011011001011101011111001) (-1114348277) (1215085305) (486CBAF9)   ;
;152;(00111000011010101100111100100000) (-1557387152) (946523936) (386ACF20)    ;(00001101000100111000010011010100) (1504702324) (219382996) (D1384D4)   ;(01100010010001010101111101110111) (2073773919) (1648713591) (62455F77)   ;(10000110011011111101111000100000) (-701569796) (-2039488992) (-7-9-90-2-1-140)   ;(00000000011011111110110011101100) (33766354) (7335148) (6FECEC)   ;(10010100111010000100010100010100) (1136715590) (-1796717292) (-6-11-1-7-11-10-14-12)   ;(01111011101010111100001100110011) (910290519) (2074854195) (7BABC333)   ;(10101111101010101000010001000101) (122207975) (-1347779515) (-50-5-5-7-11-11-11)   ;
;160;(10110001000101110101111000111010) (475362942) (-1323868614) (-4-14-14-8-10-1-12-6)    ;(11100000100011011110011000101001) (560552569) (-527571415) (-1-15-7-2-1-9-13-7)   ;(01111111000100101010010100101101) (1262071511) (2131928365) (7F12A52D)   ;(00001110001100100010100100001001) (1614424411) (238168329) (E322909)   ;(00011000011110000100110111000110) (-1258920590) (410537414) (18784DC6)   ;(10110010001110111100110000100000) (586451908) (-1304703968) (-4-13-12-4-3-3-140)   ;(00100110011011001001111000110100) (338149768) (644652596) (266C9E34)   ;(11001000010101111110101011110011) (1837922177) (-933762317) (-3-7-10-8-1-50-13)   ;
;168;(00101010111000111011000101100100) (975763248) (719565156) (2AE3B164)    ;(00000011100010101100111100101010) (342547452) (59428650) (38ACF2A)   ;(11000001101010111100011000001101) (964899829) (-1045707251) (-3-14-5-4-3-9-15-3)   ;(10001010111101111000011110111101) (-59623159) (-1963489347) (-7-50-8-7-8-4-3)   ;(00000100001101110010001110101001) (415621651) (70722473) (43723A9)   ;(11000011011111001001010100101101) (1149269269) (-1015245523) (-3-12-8-3-6-10-13-3)   ;(01101001001110100011011000011111) (-1326017907) (1765422623) (693A361F)   ;(11011010010010111000111010011001) (-260103251) (-632582503) (-2-5-11-4-7-1-6-7)   ;
;176;(11111011100011111101101100010000) (-434022360) (-74458352) (-4-70-2-4-150)    ;(01001101011000110110010111110010) (-616820886) (1298359794) (4D6365F2)   ;(01110001001000110101100011101001) (-331796593) (1898141929) (712358E9)   ;(10000101110110101110000011111010) (-768766462) (-2049253126) (-7-10-2-5-1-150-6)   ;(01111110100000101010010000011000) (1198071086) (2122490904) (7E82A418)   ;(11010011010010010011011101101000) (-1160576934) (-750176408) (-2-12-11-6-12-8-9-8)   ;(01110011100111000110010111101100) (-95388190) (1939629548) (739C65EC)   ;(01110011101101100110101100011001) (-86985513) (1941334809) (73B66B19)   ;
;184;(00100010000101000010100000010110) (-89943270) (571746326) (22142816)    ;(11111111010010011000001100100010) (-55476336) (-11959518) (-11-6-7-12-13-14)   ;(00110010011001100100100101011110) (1936477240) (845564254) (3266495E)   ;(11100010011011101000001000010100) (750690542) (-496074220) (-1-13-9-1-7-13-14-12)   ;(11001000110001000111000100110001) (1873227275) (-926650063) (-3-7-3-11-8-14-12-15)   ;(01100110000001111001001111011000) (-1840739214) (1711772632) (660793D8)   ;(01101000100111111000110101101001) (-1394744393) (1755286889) (689F8D69)   ;(11111010101011100011010000001011) (-524345765) (-89246709) (-5-5-1-12-11-15-5)   ;
;192;(00110111010100011000101110100111) (-1865628945) (928091047) (37518BA7)    ;(11110010100001100101111111100101) (-1536320033) (-226074651) (-13-7-9-100-1-11)   ;(00011011101101000100111100111101) (-939919821) (464801597) (1BB44F3D)   ;(00111011110011100100010011000101) (-1226492287) (1003373765) (3BCE44C5)   ;(10101111111100101101000110001000) (144256478) (-1343041144) (-500-13-2-14-7-8)   ;(10011000010101000100001011011010) (1689714498) (-1739308326) (-6-7-10-11-11-13-2-6)   ;(10000101101110110101100010111101) (-778672559) (-2051319619) (-7-10-4-4-10-7-4-3)   ;(00001100010100110001001101011101) (1424611535) (206771037) (C53135D)   ;
;200;(01001001010111111000000010111100) (-1019783374) (1230995644) (495F80BC)    ;(10000101001111001001010111011100) (-818214100) (-2059627044) (-7-10-12-3-6-10-2-4)   ;(11011101111010010011011111110001) (89423279) (-571918351) (-2-2-1-6-12-80-15)   ;(01000001100011111001010001010010) (-2003771526) (1099928658) (418F9452)   ;(01110110011010010110010000011100) (189811090) (1986618396) (7669641C)   ;(00001110011101010010010000110100) (1635222064) (242558004) (E752434)   ;(10110000111111100001011110100111) (447119517) (-1325525081) (-4-150-1-14-8-5-9)   ;(11010001101111101001101110001000) (-1325294874) (-776037496) (-2-14-4-1-6-4-7-8)   ;
;208;(11001111101111111110101101110110) (-1725044916) (-809505930) (-30-40-1-4-8-10)    ;(10000000101101001000101000010001) (-1280221813) (-2135651823) (-7-15-4-11-7-5-14-15)   ;(10010011001001111100011010011110) (976416402) (-1826109794) (-6-12-13-8-3-9-6-2)   ;(10111110110010100101101010001000) (2032161078) (-1094034808) (-4-1-3-5-10-5-7-8)   ;(11100111000111010100001010001111) (1224430735) (-417512817) (-1-8-14-2-11-13-7-1)   ;(10110011000110001101001001110101) (675857035) (-1290218891) (-4-12-14-7-2-13-8-11)   ;(01010110111111101010001101011110) (530037888) (1459528542) (56FEA35E)   ;(00010100000011001101011010111101) (-1891814021) (336385725) (140CD6BD)   ;
;216;(10111000110010010011011111001110) (1431939586) (-1194772530) (-4-7-3-6-12-8-3-2)    ;(01010100000011101110101000110110) (256081418) (1410263606) (540EEA36)   ;(11101110010110001111110001111111) (2143365695) (-296158081) (-1-1-10-70-3-8-1)   ;(01010110000101011100001110001001) (457857963) (1444266889) (5615C389)   ;(01000110011010010010101011010000) (-1515258328) (1181297360) (46692AD0)   ;(01011100011100010011111001010001) (1286753473) (1550925393) (5C713E51)   ;(01101011101010010101111101100000) (-1090193404) (1806262112) (6BA95F60)   ;(00001110000101100110011100110010) (1605463462) (236349234) (E166732)   ;
;224;(10101100000011100100100111110101) (-226849365) (-1408349707) (-5-3-15-1-11-60-11)    ;(11001001101001011110101001110110) (1963521980) (-911873418) (-3-6-5-10-1-5-8-10)   ;(00000101101100000100110110000110) (554046606) (95440262) (5B04D86)   ;(10110010100110101100011100010010) (616249292) (-1298479342) (-4-13-6-5-3-8-14-14)   ;(01001110001101000100010010010011) (-532441425) (1312048275) (4E344493)   ;(11010100010111101101111001001000) (-1055253374) (-731980216) (-2-11-10-1-2-1-11-8)   ;(00111101101001111110010000100110) (-1038172546) (1034413094) (3DA7E426)   ;(01001101011010101000100100110111) (-614979181) (1298827575) (4D6A8937)   ;
;232;(10011001101101011001101111010100) (1819988890) (-1716151340) (-6-6-4-10-6-4-2-12)    ;(00011111100010100101011101010001) (-552513775) (529160017) (1F8A5751)   ;(10001011000001111110011001001110) (-33563718) (-1962416562) (-7-4-15-8-1-9-11-2)   ;(10110100110111001101010010010110) (836858096) (-1260596074) (-4-11-2-3-2-11-6-10)   ;(01000010111110000100111111100110) (-1871435902) (1123569638) (42F84FE6)   ;(11110001110101011001010100101111) (-1612465321) (-237660881) (-14-2-10-6-10-13-1)   ;(10100010111001011010010000101101) (-1358972075) (-1562008531) (-5-13-1-10-5-11-13-3)   ;(00010101101100011010111100010110) (-1740639870) (363966230) (15B1AF16)   ;
;240;(00010110100000000001001010111100) (-1654956022) (377492156) (168012BC)    ;(00101110001001110110011000010010) (1316695726) (774333970) (2E276612)   ;(10001001100100010011111010101010) (-191089582) (-1986969942) (-7-6-6-14-12-1-5-6)   ;(11000110000001111010000110100010) (1413877456) (-972578398) (-3-9-15-8-5-14-5-14)   ;(11111101100010110101010001001101) (-235125663) (-41200563) (-2-7-4-10-11-11-3)   ;(10101110110000110001101001010011) (30320993) (-1362945453) (-5-1-3-12-14-5-10-13)   ;(00100101111110010101100010101101) (281286959) (637098157) (25F958AD)   ;(00110110010110010000001111101100) (-1963732838) (911803372) (365903EC)   ;
;248;(00010100011101100001100001100101) (-1859553151) (343283813) (14761865)    ;(01010110100011001100001000111011) (495657425) (1452065339) (568CC23B)   ;(10110000001110000110001100000101) (385767275) (-1338481915) (-4-15-12-7-9-12-15-11)   ;(11111011100111101011110110001010) (-430241166) (-73482870) (-4-6-1-4-2-7-6)   ;(10100010010110010001000111010100) (-1404083406) (-1571221036) (-5-13-10-6-14-14-2-12)   ;(10000000011011100011111110111011) (-1301889161) (-2140258373) (-7-15-9-1-120-4-5)   ;(10011101111100110101001001100100) (-2055642986) (-1644998044) (-6-20-12-10-13-9-12)   ;(11010110001010110011100000010100) (-870176458) (-701810668) (-2-9-13-4-12-7-14-12)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated|ALTSYNCRAM                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated|ALTSYNCRAM                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 2,719 / 42,960 ( 6 % ) ;
; C16 interconnects                 ; 14 / 1,518 ( < 1 % )   ;
; C4 interconnects                  ; 1,502 / 26,928 ( 6 % ) ;
; Direct links                      ; 376 / 42,960 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 4 / 20 ( 20 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 1,003 / 14,400 ( 7 % ) ;
; R24 interconnects                 ; 19 / 1,710 ( 1 % )     ;
; R4 interconnects                  ; 1,728 / 37,740 ( 5 % ) ;
+-----------------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.35) ; Number of LABs  (Total = 146) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 2                             ;
; 3                                           ; 0                             ;
; 4                                           ; 5                             ;
; 5                                           ; 1                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 3                             ;
; 10                                          ; 3                             ;
; 11                                          ; 3                             ;
; 12                                          ; 8                             ;
; 13                                          ; 5                             ;
; 14                                          ; 12                            ;
; 15                                          ; 23                            ;
; 16                                          ; 71                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.44) ; Number of LABs  (Total = 146) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 109                           ;
; 1 Clock                            ; 131                           ;
; 1 Clock enable                     ; 58                            ;
; 1 Sync. clear                      ; 7                             ;
; 1 Sync. load                       ; 30                            ;
; 2 Clock enables                    ; 14                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.26) ; Number of LABs  (Total = 146) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 1                             ;
; 2                                            ; 6                             ;
; 3                                            ; 0                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 5                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 3                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 4                             ;
; 16                                           ; 5                             ;
; 17                                           ; 3                             ;
; 18                                           ; 6                             ;
; 19                                           ; 6                             ;
; 20                                           ; 10                            ;
; 21                                           ; 10                            ;
; 22                                           ; 9                             ;
; 23                                           ; 18                            ;
; 24                                           ; 10                            ;
; 25                                           ; 10                            ;
; 26                                           ; 8                             ;
; 27                                           ; 9                             ;
; 28                                           ; 4                             ;
; 29                                           ; 2                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.43) ; Number of LABs  (Total = 146) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 12                            ;
; 2                                               ; 5                             ;
; 3                                               ; 7                             ;
; 4                                               ; 4                             ;
; 5                                               ; 9                             ;
; 6                                               ; 5                             ;
; 7                                               ; 13                            ;
; 8                                               ; 11                            ;
; 9                                               ; 25                            ;
; 10                                              ; 10                            ;
; 11                                              ; 10                            ;
; 12                                              ; 8                             ;
; 13                                              ; 8                             ;
; 14                                              ; 4                             ;
; 15                                              ; 3                             ;
; 16                                              ; 8                             ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.89) ; Number of LABs  (Total = 146) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 4                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 3                             ;
; 8                                            ; 6                             ;
; 9                                            ; 7                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 4                             ;
; 13                                           ; 7                             ;
; 14                                           ; 3                             ;
; 15                                           ; 7                             ;
; 16                                           ; 7                             ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 10                            ;
; 20                                           ; 9                             ;
; 21                                           ; 5                             ;
; 22                                           ; 6                             ;
; 23                                           ; 6                             ;
; 24                                           ; 7                             ;
; 25                                           ; 1                             ;
; 26                                           ; 4                             ;
; 27                                           ; 2                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 3                             ;
; 32                                           ; 0                             ;
; 33                                           ; 4                             ;
; 34                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules              ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass             ; 0            ; 0            ; 0            ; 0            ; 0            ; 11        ; 0            ; 0            ; 11        ; 11        ; 0            ; 4            ; 0            ; 0            ; 3            ; 0            ; 4            ; 3            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 11        ; 0            ; 0            ;
; Total Unchecked        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable     ; 11           ; 11           ; 11           ; 11           ; 11           ; 0         ; 11           ; 11           ; 0         ; 0         ; 11           ; 7            ; 11           ; 11           ; 8            ; 11           ; 7            ; 8            ; 11           ; 11           ; 11           ; 7            ; 11           ; 11           ; 11           ; 11           ; 11           ; 0         ; 11           ; 11           ;
; Total Fail             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; conduit_end_tx_o       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; conduit_end_bus_off_on ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; conduit_end_irq_on     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; conduit_end_clkout_o   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; conduit_end_rx_i       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; resetn_reset_n         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119004): Automatically selected device EP4CGX15BF14C6 for design CAN_CONTROLLER
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30BF14C6 is compatible
    Info (176445): Device EP4CGX22BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 7 pins of 7 total pins
    Info (169086): Pin conduit_end_tx_o not assigned to an exact location on the device
    Info (169086): Pin conduit_end_bus_off_on not assigned to an exact location on the device
    Info (169086): Pin conduit_end_irq_on not assigned to an exact location on the device
    Info (169086): Pin conduit_end_clkout_o not assigned to an exact location on the device
    Info (169086): Pin clk_clk not assigned to an exact location on the device
    Info (169086): Pin conduit_end_rx_i not assigned to an exact location on the device
    Info (169086): Pin resetn_reset_n not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_controller.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk_clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wren
        Info (176357): Destination node CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Info (176353): Automatically promoted node altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 2 input, 4 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.51 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk_clk uses I/O standard 2.5 V at J7
Info (144001): Generated suppressed messages file C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/output_files/CAN_CONTROLLER.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1204 megabytes
    Info: Processing ended: Thu Dec 22 17:21:55 2016
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/output_files/CAN_CONTROLLER.fit.smsg.


