// Seed: 1945609502
module module_0 (
    output wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    output uwire id_3,
    output tri   id_4,
    output wire  id_5
);
endmodule
module module_1 #(
    parameter id_13 = 32'd80
) (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    output uwire id_3,
    output tri id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12,
    input supply1 _id_13,
    input tri id_14
    , id_18,
    output wor id_15,
    output tri0 id_16
);
  wire id_19;
  ;
  assign id_18[id_13] = 1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
