0.7
2020.1
May 27 2020
19:59:15
/tmp/projekty/fpga_oscillator/projekt.sim/sim_1/behav/xsim/glbl.v,1606732540,verilog,,,,glbl,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv,1606727980,systemVerilog,,,,tb,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv,1607334297,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/mockup_driver.sv,,dac_generator,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/mockup_driver.sv,1607336300,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv,,mockup_driver,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv,1607328284,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/top.sv,,spidac,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/top.sv,1607326372,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv,,top,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv,1607331987,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv,,wave_samples_memory,,,,,,,,
