
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vitis/2020.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'luoyanl2' on host 'hal-fpga-x86.ncsa.illinois.edu' (Linux_x86_64 version 3.10.0-1160.102.1.el7.x86_64) on Sun Dec 10 20:55:55 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj'.
WARNING: [HLS 200-40] No /home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/solution1.aps file found.
INFO: [HLS 200-10] Adding design file '../src/gau.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/csim/build'
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../../src/gau.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/csim/build'
[+] Gaussian filter passed!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file '../src/gau.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76754 ; free virtual = 146380
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76754 ; free virtual = 146380
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76752 ; free virtual = 146378
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76752 ; free virtual = 146377
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'gau' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'gau' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_2' (../src/gau.cpp:32) in function 'gau' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_3' (../src/gau.cpp:39) in function 'gau' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_4' (../src/gau.cpp:47) in function 'gau' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_5' (../src/gau.cpp:48) in function 'gau' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_6' (../src/gau.cpp:54) in function 'gau' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_7' (../src/gau.cpp:36) in function 'gau' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_8' (../src/gau.cpp:36) in function 'gau' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../src/gau.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gau.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gaus'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gau.cpp:21) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gaus'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'gau' (../src/gau.cpp:20:54)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76736 ; free virtual = 146362
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' (../src/gau.cpp:44:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76734 ; free virtual = 146360
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gau' ...
WARNING: [SYN 201-107] Renaming port name 'gau/out' to 'gau/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gau' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.48 seconds; current allocated memory: 177.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 177.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gau' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gau/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gau/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gau' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gau'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 178.868 MB.
INFO: [RTMG 210-278] Implementing memory 'gau_line_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76842 ; free virtual = 146470
INFO: [VHDL 208-304] Generating VHDL RTL for gau.
INFO: [VLOG 209-307] Generating Verilog RTL for gau.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 571.43 MHz
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
make[1]: Entering directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/wrapc'
   Build using "/opt/xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_gau.cpp
   Compiling gau.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
make[1]: Leaving directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
[+] Gaussian filter passed!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_gau_top glbl -prj gau.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s gau 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/gau.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_gau_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/AESL_automem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/gau.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gau
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/gau_line_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gau_line_buf_ram
INFO: [VRFC 10-311] analyzing module gau_line_buf
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gau_line_buf_ram_default
Compiling module xil_defaultlib.gau_line_buf(DataWidth=24,Addres...
Compiling module xil_defaultlib.gau
Compiling module xil_defaultlib.AESL_automem_data
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_gau_top
Compiling module work.glbl
Built simulation snapshot gau

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/xsim.dir/gau/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 10 20:56:22 2023...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/gau/xsim_script.tcl
# xsim {gau} -autoloadwcfg -tclbatch {gau.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source gau.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "356000"
// RTL Simulation : 1 / 1 [100.00%] @ "170636000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 170646250 ps : File "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/gau.autotb.v" Line 266
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 10 20:56:35 2023...
INFO: [COSIM 212-316] Starting C post checking ...
[+] Gaussian filter passed!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total elapsed time: 40.99 seconds; peak allocated memory: 178.868 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Dec 10 20:56:36 2023...
