// Seed: 3560726467
module module_0 (
    output id_0
);
  logic id_1;
  assign {id_1, id_1} = id_1;
  logic id_2 = (1'h0);
  assign id_0 = id_1;
  logic id_3;
  type_10(
      1, 1
  );
  assign id_3 = id_3;
  always begin
    id_2 = id_1;
  end
  logic id_4;
  logic id_5 = id_1, id_6;
endmodule
