# **TechPlots for PMOS and NMOS Transistors**

This repository contains detailed plots for PMOS and NMOS transistors, illustrating critical relationships under varying gate voltage (**Vg**) and channel length (**l**). These plots serve as a reference for transistor-level design and analysis.

---

## **Simulation Variables**

- **Gate Voltage (Vg):** 0V to 1V (0.1V linear step)  
- **Channel Length (l):** 45nm to 180nm (45nm linear step)  

---

## **Plots**

### **NMOS Plots**

1. **gm * ro vs gm/Id:** 
 
   ![n_gmro](https://github.com/user-attachments/assets/db330350-abba-45bc-aa75-2e520d2fd84c)  


2. **ft vs gm/Id:**  

   ![n_ft](https://github.com/user-attachments/assets/e43e031e-45ee-477a-84e4-94a7e457d62f)  


3. **Id/w vs gm/Id:**  

   ![n_Idw](https://github.com/user-attachments/assets/ece550d1-16b8-4ef4-a0cd-866e4868b106)  


---


### **PMOS Plots**

1. **gm * ro vs gm/Id:**  

   ![p_gmro](https://github.com/user-attachments/assets/a9a7ec8b-cc10-4998-bf77-d4d58d37e198)  


2. **ft vs gm/Id:** 
 
   ![p_ft](https://github.com/user-attachments/assets/7c0cadeb-ae37-46ae-9f04-d62cd10c41c6)  


3. **Id/w vs gm/Id:**  
   ![p_Idw](https://github.com/user-attachments/assets/b52a200a-2007-4844-8bec-110550202517)  


---








