{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712258991122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712258991122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 15:29:50 2024 " "Processing started: Thu Apr 04 15:29:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712258991122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712258991122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712258991122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712258991702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712258991702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg_display_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display_output " "Found entity 1: seg_display_output" {  } { { "seg_display_output.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/seg_display_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.sv 1 1 " "Found 1 design units, including 1 entities, in source file score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ping_pong_final.sv(137) " "Verilog HDL information at ping_pong_final.sv(137): always construct contains both blocking and non-blocking assignments" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r ping_pong_final.sv(12) " "Verilog HDL Declaration information at ping_pong_final.sv(12): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ping_pong_final.sv(12) " "Verilog HDL Declaration information at ping_pong_final.sv(12): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g ping_pong_final.sv(12) " "Verilog HDL Declaration information at ping_pong_final.sv(12): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor4 ping_pong_final.sv " "Entity \"xor4\" obtained from \"ping_pong_final.sv\" instead of from Quartus Prime megafunction library" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 271 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping_pong_final.sv 3 3 " "Found 3 design units, including 3 entities, in source file ping_pong_final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ping_pong_final " "Found entity 1: ping_pong_final" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001365 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor4 " "Found entity 2: xor4" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001365 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Found entity 3: mux2" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "edge_detect.sv(54) " "Verilog HDL information at edge_detect.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ping_pong_final " "Elaborating entity \"ping_pong_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712259001427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "boost ping_pong_final.sv(16) " "Verilog HDL or VHDL warning at ping_pong_final.sv(16): object \"boost\" assigned a value but never read" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 "|ping_pong_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op ping_pong_final.sv(16) " "Verilog HDL or VHDL warning at ping_pong_final.sv(16): object \"op\" assigned a value but never read" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 "|ping_pong_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bounce_en ping_pong_final.sv(17) " "Verilog HDL or VHDL warning at ping_pong_final.sv(17): object \"bounce_en\" assigned a value but never read" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 "|ping_pong_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_vel_y ping_pong_final.sv(23) " "Verilog HDL or VHDL warning at ping_pong_final.sv(23): object \"ball_vel_y\" assigned a value but never read" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 "|ping_pong_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle_R_vel ping_pong_final.sv(28) " "Verilog HDL or VHDL warning at ping_pong_final.sv(28): object \"paddle_R_vel\" assigned a value but never read" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 "|ping_pong_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle_L_vel ping_pong_final.sv(33) " "Verilog HDL or VHDL warning at ping_pong_final.sv(33): object \"paddle_L_vel\" assigned a value but never read" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 "|ping_pong_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rect_boost_dist ping_pong_final.sv(34) " "Verilog HDL or VHDL warning at ping_pong_final.sv(34): object \"rect_boost_dist\" assigned a value but never read" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 "|ping_pong_final"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] ping_pong_final.sv(9) " "Output port \"LED\[9..8\]\" at ping_pong_final.sv(9) has no driver" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 "|ping_pong_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "ping_pong_final.sv" "pll_inst" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712259001490 ""}  } { { "ip/pll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712259001490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712259001568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:div\"" {  } { { "ping_pong_final.sv" "div" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:score " "Elaborating entity \"score\" for hierarchy \"score:score\"" {  } { { "ping_pong_final.sv" "score" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display_output score:score\|seg_display_output:seg_out_p1_1 " "Elaborating entity \"seg_display_output\" for hierarchy \"score:score\|seg_display_output:seg_out_p1_1\"" {  } { { "score.sv" "seg_out_p1_1" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/score.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4 xor4:xor4 " "Elaborating entity \"xor4\" for hierarchy \"xor4:xor4\"" {  } { { "ping_pong_final.sv" "xor4" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:detect " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:detect\"" {  } { { "ping_pong_final.sv" "detect" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ball_detect_edge edge_detect.sv(54) " "Verilog HDL Always Construct warning at edge_detect.sv(54): inferring latch(es) for variable \"ball_detect_edge\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddle_R_detect_edge edge_detect.sv(54) " "Verilog HDL Always Construct warning at edge_detect.sv(54): inferring latch(es) for variable \"paddle_R_detect_edge\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddle_L_detect_edge edge_detect.sv(54) " "Verilog HDL Always Construct warning at edge_detect.sv(54): inferring latch(es) for variable \"paddle_L_detect_edge\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_L_detect_edge\[0\] edge_detect.sv(128) " "Inferred latch for \"paddle_L_detect_edge\[0\]\" at edge_detect.sv(128)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_L_detect_edge\[1\] edge_detect.sv(128) " "Inferred latch for \"paddle_L_detect_edge\[1\]\" at edge_detect.sv(128)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_L_detect_edge\[2\] edge_detect.sv(128) " "Inferred latch for \"paddle_L_detect_edge\[2\]\" at edge_detect.sv(128)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_L_detect_edge\[3\] edge_detect.sv(128) " "Inferred latch for \"paddle_L_detect_edge\[3\]\" at edge_detect.sv(128)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_R_detect_edge\[0\] edge_detect.sv(115) " "Inferred latch for \"paddle_R_detect_edge\[0\]\" at edge_detect.sv(115)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_R_detect_edge\[1\] edge_detect.sv(115) " "Inferred latch for \"paddle_R_detect_edge\[1\]\" at edge_detect.sv(115)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_R_detect_edge\[2\] edge_detect.sv(115) " "Inferred latch for \"paddle_R_detect_edge\[2\]\" at edge_detect.sv(115)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_R_detect_edge\[3\] edge_detect.sv(115) " "Inferred latch for \"paddle_R_detect_edge\[3\]\" at edge_detect.sv(115)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_detect_edge\[0\] edge_detect.sv(65) " "Inferred latch for \"ball_detect_edge\[0\]\" at edge_detect.sv(65)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_detect_edge\[1\] edge_detect.sv(65) " "Inferred latch for \"ball_detect_edge\[1\]\" at edge_detect.sv(65)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_detect_edge\[2\] edge_detect.sv(65) " "Inferred latch for \"ball_detect_edge\[2\]\" at edge_detect.sv(65)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_detect_edge\[3\] edge_detect.sv(65) " "Inferred latch for \"ball_detect_edge\[3\]\" at edge_detect.sv(65)" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|ping_pong_final|edge_detect:detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:controller\"" {  } { { "ping_pong_final.sv" "controller" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(47) " "Verilog HDL assignment warning at vga_controller.v(47): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|pingpong|vga_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(51) " "Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712259001599 "|pingpong|vga_controller:controller"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712259002429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:detect\|ball_detect_edge\[1\] " "Latch edge_detect:detect\|ball_detect_edge\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edge_detect:detect\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal edge_detect:detect\|LessThan1~synth" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712259002444 ""}  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712259002444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:detect\|ball_detect_edge\[2\] " "Latch edge_detect:detect\|ball_detect_edge\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edge_detect:detect\|LessThan2~synth " "Ports D and ENA on the latch are fed by the same signal edge_detect:detect\|LessThan2~synth" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712259002444 ""}  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712259002444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[0\] GND " "Pin \"HEX\[0\]\[0\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[1\] GND " "Pin \"HEX\[0\]\[1\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[2\] GND " "Pin \"HEX\[0\]\[2\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[3\] GND " "Pin \"HEX\[0\]\[3\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[4\] GND " "Pin \"HEX\[0\]\[4\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[5\] GND " "Pin \"HEX\[0\]\[5\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[6\] VCC " "Pin \"HEX\[0\]\[6\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[7\] VCC " "Pin \"HEX\[0\]\[7\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[0][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[0\] GND " "Pin \"HEX\[1\]\[0\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[1\] GND " "Pin \"HEX\[1\]\[1\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[2\] VCC " "Pin \"HEX\[1\]\[2\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[3\] GND " "Pin \"HEX\[1\]\[3\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[4\] GND " "Pin \"HEX\[1\]\[4\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[5\] VCC " "Pin \"HEX\[1\]\[5\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[6\] GND " "Pin \"HEX\[1\]\[6\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[7\] GND " "Pin \"HEX\[1\]\[7\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[1][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[0\] GND " "Pin \"HEX\[2\]\[0\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[1\] GND " "Pin \"HEX\[2\]\[1\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[2\] VCC " "Pin \"HEX\[2\]\[2\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[3\] VCC " "Pin \"HEX\[2\]\[3\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[4\] GND " "Pin \"HEX\[2\]\[4\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[5\] GND " "Pin \"HEX\[2\]\[5\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[6\] GND " "Pin \"HEX\[2\]\[6\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[7\] VCC " "Pin \"HEX\[2\]\[7\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[0\] VCC " "Pin \"HEX\[3\]\[0\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[1\] GND " "Pin \"HEX\[3\]\[1\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[2\] GND " "Pin \"HEX\[3\]\[2\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[3\] VCC " "Pin \"HEX\[3\]\[3\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[4\] VCC " "Pin \"HEX\[3\]\[4\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[5\] VCC " "Pin \"HEX\[3\]\[5\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[6\] VCC " "Pin \"HEX\[3\]\[6\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[7\] GND " "Pin \"HEX\[3\]\[7\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[0\] GND " "Pin \"HEX\[4\]\[0\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[1\] GND " "Pin \"HEX\[4\]\[1\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[2\] VCC " "Pin \"HEX\[4\]\[2\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[3\] VCC " "Pin \"HEX\[4\]\[3\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[4\] GND " "Pin \"HEX\[4\]\[4\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[5\] GND " "Pin \"HEX\[4\]\[5\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[6\] GND " "Pin \"HEX\[4\]\[6\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[7\] VCC " "Pin \"HEX\[4\]\[7\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[0\] VCC " "Pin \"HEX\[5\]\[0\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[1\] GND " "Pin \"HEX\[5\]\[1\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[2\] GND " "Pin \"HEX\[5\]\[2\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[3\] VCC " "Pin \"HEX\[5\]\[3\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[4\] VCC " "Pin \"HEX\[5\]\[4\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[5\] VCC " "Pin \"HEX\[5\]\[5\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[6\] VCC " "Pin \"HEX\[5\]\[6\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[7\] VCC " "Pin \"HEX\[5\]\[7\]\" is stuck at VCC" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|HEX[5][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712259002600 "|ping_pong_final|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712259002600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712259002694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.map.smsg " "Generated suppressed messages file C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259003376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712259003673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712259003673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712259003767 "|ping_pong_final|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712259003767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "609 " "Implemented 609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712259003767 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712259003767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "519 " "Implemented 519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712259003767 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712259003767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712259003767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712259003813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 15:30:03 2024 " "Processing ended: Thu Apr 04 15:30:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712259003813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712259003813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712259003813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712259003813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712259005326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712259005326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 15:30:04 2024 " "Processing started: Thu Apr 04 15:30:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712259005326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712259005326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712259005326 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712259005451 ""}
{ "Info" "0" "" "Project  = pingpong" {  } {  } 0 0 "Project  = pingpong" 0 0 "Fitter" 0 0 1712259005451 ""}
{ "Info" "0" "" "Revision = pingpong" {  } {  } 0 0 "Revision = pingpong" 0 0 "Fitter" 0 0 1712259005451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712259005560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712259005560 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pingpong 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pingpong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712259005576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712259005622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712259005622 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712259005701 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1712259005701 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712259005888 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712259005904 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712259006094 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712259006094 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712259006094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712259006094 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712259006094 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712259006094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712259006094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712259006094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712259006094 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712259006094 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 89 " "No exact pin location assignment(s) for 4 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1712259006453 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1712259007234 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pingpong.sdc " "Synopsys Design Constraints File file not found: 'pingpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712259007234 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712259007234 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712259007250 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~16  from: dataa  to: combout " "Cell: detect\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~18  from: cin  to: combout " "Cell: detect\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~20  from: cin  to: combout " "Cell: detect\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~22  from: cin  to: combout " "Cell: detect\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~24  from: cin  to: combout " "Cell: detect\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~26  from: cin  to: combout " "Cell: detect\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~28  from: cin  to: combout " "Cell: detect\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~30  from: cin  to: combout " "Cell: detect\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~32  from: cin  to: combout " "Cell: detect\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~34  from: cin  to: combout " "Cell: detect\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~36  from: cin  to: combout " "Cell: detect\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~38  from: cin  to: combout " "Cell: detect\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~40  from: cin  to: combout " "Cell: detect\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~42  from: cin  to: combout " "Cell: detect\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~44  from: cin  to: combout " "Cell: detect\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~46  from: cin  to: combout " "Cell: detect\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~48  from: cin  to: combout " "Cell: detect\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~50  from: cin  to: combout " "Cell: detect\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~52  from: cin  to: combout " "Cell: detect\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~54  from: cin  to: combout " "Cell: detect\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~56  from: cin  to: combout " "Cell: detect\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~58  from: cin  to: combout " "Cell: detect\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~14  from: dataa  to: combout " "Cell: detect\|Add7~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~16  from: cin  to: combout " "Cell: detect\|Add7~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~16  from: dataa  to: combout " "Cell: detect\|Add7~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~18  from: cin  to: combout " "Cell: detect\|Add7~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~18  from: dataa  to: combout " "Cell: detect\|Add7~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~20  from: cin  to: combout " "Cell: detect\|Add7~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~20  from: dataa  to: combout " "Cell: detect\|Add7~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~22  from: cin  to: combout " "Cell: detect\|Add7~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~22  from: dataa  to: combout " "Cell: detect\|Add7~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~24  from: cin  to: combout " "Cell: detect\|Add7~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~24  from: dataa  to: combout " "Cell: detect\|Add7~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~26  from: cin  to: combout " "Cell: detect\|Add7~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~26  from: dataa  to: combout " "Cell: detect\|Add7~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~28  from: cin  to: combout " "Cell: detect\|Add7~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~28  from: dataa  to: combout " "Cell: detect\|Add7~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~30  from: cin  to: combout " "Cell: detect\|Add7~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~30  from: dataa  to: combout " "Cell: detect\|Add7~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~32  from: cin  to: combout " "Cell: detect\|Add7~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~32  from: dataa  to: combout " "Cell: detect\|Add7~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~34  from: cin  to: combout " "Cell: detect\|Add7~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~34  from: dataa  to: combout " "Cell: detect\|Add7~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~36  from: cin  to: combout " "Cell: detect\|Add7~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~36  from: dataa  to: combout " "Cell: detect\|Add7~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~38  from: cin  to: combout " "Cell: detect\|Add7~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~38  from: dataa  to: combout " "Cell: detect\|Add7~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~40  from: cin  to: combout " "Cell: detect\|Add7~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~40  from: dataa  to: combout " "Cell: detect\|Add7~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~42  from: cin  to: combout " "Cell: detect\|Add7~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~42  from: dataa  to: combout " "Cell: detect\|Add7~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~44  from: cin  to: combout " "Cell: detect\|Add7~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~44  from: dataa  to: combout " "Cell: detect\|Add7~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~46  from: cin  to: combout " "Cell: detect\|Add7~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~46  from: dataa  to: combout " "Cell: detect\|Add7~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~48  from: cin  to: combout " "Cell: detect\|Add7~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~48  from: dataa  to: combout " "Cell: detect\|Add7~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~50  from: cin  to: combout " "Cell: detect\|Add7~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~50  from: dataa  to: combout " "Cell: detect\|Add7~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~52  from: cin  to: combout " "Cell: detect\|Add7~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~52  from: dataa  to: combout " "Cell: detect\|Add7~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~54  from: cin  to: combout " "Cell: detect\|Add7~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~54  from: dataa  to: combout " "Cell: detect\|Add7~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~56  from: cin  to: combout " "Cell: detect\|Add7~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~56  from: dataa  to: combout " "Cell: detect\|Add7~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259007250 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1712259007250 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712259007250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712259007250 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712259007250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712259007297 ""}  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712259007297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712259007297 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712259007297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712259007891 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712259007891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712259007891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712259007891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712259007891 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712259007891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712259007891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712259007891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712259007948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712259007949 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712259007949 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1712259007999 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1712259007999 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712259007999 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 25 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 4 44 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 30 30 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 40 12 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712259007999 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1712259007999 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712259007999 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0 " "Node \"gpio0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712259008156 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712259008156 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712259008156 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712259008171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712259010069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712259010259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712259010290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712259015037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712259015037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712259015862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712259017862 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712259017862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712259019346 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712259019346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712259019346 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712259019580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712259019596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712259020140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712259020140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712259020937 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712259021796 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712259022202 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712259022218 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712259022218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.fit.smsg " "Generated suppressed messages file C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712259022311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5671 " "Peak virtual memory: 5671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712259022966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 15:30:22 2024 " "Processing ended: Thu Apr 04 15:30:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712259022966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712259022966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712259022966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712259022966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712259024217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712259024217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 15:30:24 2024 " "Processing started: Thu Apr 04 15:30:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712259024217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712259024217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712259024217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712259024592 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712259026482 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712259026622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712259027746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 15:30:27 2024 " "Processing ended: Thu Apr 04 15:30:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712259027746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712259027746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712259027746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712259027746 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712259028480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712259029214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712259029214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 15:30:28 2024 " "Processing started: Thu Apr 04 15:30:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712259029214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712259029214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pingpong -c pingpong " "Command: quartus_sta pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712259029214 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712259029355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712259029667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712259029667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259029698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259029698 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712259030007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pingpong.sdc " "Synopsys Design Constraints File file not found: 'pingpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712259030039 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259030039 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712259030039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712259030039 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712259030039 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259030039 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:div\|clk_out clock_divider:div\|clk_out " "create_clock -period 1.000 -name clock_divider:div\|clk_out clock_divider:div\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball_off_x\[10\] ball_off_x\[10\] " "create_clock -period 1.000 -name ball_off_x\[10\] ball_off_x\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712259030054 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~16  from: datab  to: combout " "Cell: detect\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~18  from: cin  to: combout " "Cell: detect\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~20  from: cin  to: combout " "Cell: detect\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~22  from: cin  to: combout " "Cell: detect\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~24  from: cin  to: combout " "Cell: detect\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~26  from: cin  to: combout " "Cell: detect\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~28  from: cin  to: combout " "Cell: detect\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~30  from: cin  to: combout " "Cell: detect\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~32  from: cin  to: combout " "Cell: detect\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~34  from: cin  to: combout " "Cell: detect\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~36  from: cin  to: combout " "Cell: detect\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~38  from: cin  to: combout " "Cell: detect\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~40  from: cin  to: combout " "Cell: detect\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~42  from: cin  to: combout " "Cell: detect\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~44  from: cin  to: combout " "Cell: detect\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~46  from: cin  to: combout " "Cell: detect\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~48  from: cin  to: combout " "Cell: detect\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~50  from: cin  to: combout " "Cell: detect\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~52  from: cin  to: combout " "Cell: detect\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~54  from: cin  to: combout " "Cell: detect\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~56  from: cin  to: combout " "Cell: detect\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~58  from: cin  to: combout " "Cell: detect\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~14  from: datab  to: combout " "Cell: detect\|Add7~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~16  from: cin  to: combout " "Cell: detect\|Add7~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~16  from: datab  to: combout " "Cell: detect\|Add7~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~18  from: cin  to: combout " "Cell: detect\|Add7~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~18  from: datab  to: combout " "Cell: detect\|Add7~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~20  from: cin  to: combout " "Cell: detect\|Add7~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~20  from: datab  to: combout " "Cell: detect\|Add7~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~22  from: cin  to: combout " "Cell: detect\|Add7~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~22  from: dataa  to: combout " "Cell: detect\|Add7~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~24  from: cin  to: combout " "Cell: detect\|Add7~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~24  from: datab  to: combout " "Cell: detect\|Add7~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~26  from: cin  to: combout " "Cell: detect\|Add7~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~26  from: datab  to: combout " "Cell: detect\|Add7~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~28  from: cin  to: combout " "Cell: detect\|Add7~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~28  from: dataa  to: combout " "Cell: detect\|Add7~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~30  from: cin  to: combout " "Cell: detect\|Add7~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~30  from: dataa  to: combout " "Cell: detect\|Add7~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~32  from: cin  to: combout " "Cell: detect\|Add7~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~32  from: datab  to: combout " "Cell: detect\|Add7~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~34  from: cin  to: combout " "Cell: detect\|Add7~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~34  from: datab  to: combout " "Cell: detect\|Add7~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~36  from: cin  to: combout " "Cell: detect\|Add7~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~36  from: dataa  to: combout " "Cell: detect\|Add7~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~38  from: cin  to: combout " "Cell: detect\|Add7~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~38  from: dataa  to: combout " "Cell: detect\|Add7~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~40  from: cin  to: combout " "Cell: detect\|Add7~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~40  from: dataa  to: combout " "Cell: detect\|Add7~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~42  from: cin  to: combout " "Cell: detect\|Add7~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~42  from: dataa  to: combout " "Cell: detect\|Add7~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~44  from: cin  to: combout " "Cell: detect\|Add7~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~44  from: dataa  to: combout " "Cell: detect\|Add7~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~46  from: cin  to: combout " "Cell: detect\|Add7~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~46  from: dataa  to: combout " "Cell: detect\|Add7~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~48  from: cin  to: combout " "Cell: detect\|Add7~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~48  from: datab  to: combout " "Cell: detect\|Add7~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~50  from: cin  to: combout " "Cell: detect\|Add7~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~50  from: datab  to: combout " "Cell: detect\|Add7~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~52  from: cin  to: combout " "Cell: detect\|Add7~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~52  from: dataa  to: combout " "Cell: detect\|Add7~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~54  from: cin  to: combout " "Cell: detect\|Add7~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~54  from: dataa  to: combout " "Cell: detect\|Add7~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~56  from: cin  to: combout " "Cell: detect\|Add7~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~56  from: datad  to: combout " "Cell: detect\|Add7~56  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259030054 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712259030054 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712259030054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712259030054 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712259030054 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712259030070 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1712259030086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712259030101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.895 " "Worst-case setup slack is -9.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.895             -28.207 ball_off_x\[10\]  " "   -9.895             -28.207 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.801            -524.929 clock_divider:div\|clk_out  " "   -9.801            -524.929 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.374            -111.768 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.374            -111.768 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.860              -1.860 MAX10_CLK1_50  " "   -1.860              -1.860 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259030101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.502 " "Worst-case hold slack is 0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.502               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 clock_divider:div\|clk_out  " "    0.624               0.000 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 MAX10_CLK1_50  " "    1.127               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.819               0.000 ball_off_x\[10\]  " "    1.819               0.000 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259030117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712259030117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712259030117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.407 " "Worst-case minimum pulse width slack is -2.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.407            -298.613 ball_off_x\[10\]  " "   -2.407            -298.613 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -84.180 clock_divider:div\|clk_out  " "   -1.403             -84.180 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 MAX10_CLK1_50  " "    9.647               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.585               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.585               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259030117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259030117 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259030132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259030132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259030132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259030132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.457 ns " "Worst Case Available Settling Time: 38.457 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259030132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259030132 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712259030132 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712259030148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712259030164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712259031145 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~16  from: datab  to: combout " "Cell: detect\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~18  from: cin  to: combout " "Cell: detect\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~20  from: cin  to: combout " "Cell: detect\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~22  from: cin  to: combout " "Cell: detect\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~24  from: cin  to: combout " "Cell: detect\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~26  from: cin  to: combout " "Cell: detect\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~28  from: cin  to: combout " "Cell: detect\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~30  from: cin  to: combout " "Cell: detect\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~32  from: cin  to: combout " "Cell: detect\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~34  from: cin  to: combout " "Cell: detect\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~36  from: cin  to: combout " "Cell: detect\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~38  from: cin  to: combout " "Cell: detect\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~40  from: cin  to: combout " "Cell: detect\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~42  from: cin  to: combout " "Cell: detect\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~44  from: cin  to: combout " "Cell: detect\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~46  from: cin  to: combout " "Cell: detect\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~48  from: cin  to: combout " "Cell: detect\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~50  from: cin  to: combout " "Cell: detect\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~52  from: cin  to: combout " "Cell: detect\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~54  from: cin  to: combout " "Cell: detect\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~56  from: cin  to: combout " "Cell: detect\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~58  from: cin  to: combout " "Cell: detect\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~14  from: datab  to: combout " "Cell: detect\|Add7~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~16  from: cin  to: combout " "Cell: detect\|Add7~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~16  from: datab  to: combout " "Cell: detect\|Add7~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~18  from: cin  to: combout " "Cell: detect\|Add7~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~18  from: datab  to: combout " "Cell: detect\|Add7~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~20  from: cin  to: combout " "Cell: detect\|Add7~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~20  from: datab  to: combout " "Cell: detect\|Add7~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~22  from: cin  to: combout " "Cell: detect\|Add7~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~22  from: dataa  to: combout " "Cell: detect\|Add7~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~24  from: cin  to: combout " "Cell: detect\|Add7~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~24  from: datab  to: combout " "Cell: detect\|Add7~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~26  from: cin  to: combout " "Cell: detect\|Add7~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~26  from: datab  to: combout " "Cell: detect\|Add7~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~28  from: cin  to: combout " "Cell: detect\|Add7~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~28  from: dataa  to: combout " "Cell: detect\|Add7~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~30  from: cin  to: combout " "Cell: detect\|Add7~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~30  from: dataa  to: combout " "Cell: detect\|Add7~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~32  from: cin  to: combout " "Cell: detect\|Add7~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~32  from: datab  to: combout " "Cell: detect\|Add7~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~34  from: cin  to: combout " "Cell: detect\|Add7~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~34  from: datab  to: combout " "Cell: detect\|Add7~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~36  from: cin  to: combout " "Cell: detect\|Add7~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~36  from: dataa  to: combout " "Cell: detect\|Add7~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~38  from: cin  to: combout " "Cell: detect\|Add7~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~38  from: dataa  to: combout " "Cell: detect\|Add7~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~40  from: cin  to: combout " "Cell: detect\|Add7~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~40  from: dataa  to: combout " "Cell: detect\|Add7~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~42  from: cin  to: combout " "Cell: detect\|Add7~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~42  from: dataa  to: combout " "Cell: detect\|Add7~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~44  from: cin  to: combout " "Cell: detect\|Add7~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~44  from: dataa  to: combout " "Cell: detect\|Add7~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~46  from: cin  to: combout " "Cell: detect\|Add7~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~46  from: dataa  to: combout " "Cell: detect\|Add7~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~48  from: cin  to: combout " "Cell: detect\|Add7~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~48  from: datab  to: combout " "Cell: detect\|Add7~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~50  from: cin  to: combout " "Cell: detect\|Add7~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~50  from: datab  to: combout " "Cell: detect\|Add7~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~52  from: cin  to: combout " "Cell: detect\|Add7~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~52  from: dataa  to: combout " "Cell: detect\|Add7~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~54  from: cin  to: combout " "Cell: detect\|Add7~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~54  from: dataa  to: combout " "Cell: detect\|Add7~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~56  from: cin  to: combout " "Cell: detect\|Add7~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~56  from: datad  to: combout " "Cell: detect\|Add7~56  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031270 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712259031270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712259031270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712259031286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.014 " "Worst-case setup slack is -9.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.014             -25.967 ball_off_x\[10\]  " "   -9.014             -25.967 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.821            -471.509 clock_divider:div\|clk_out  " "   -8.821            -471.509 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.346             -99.498 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.346             -99.498 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644              -1.644 MAX10_CLK1_50  " "   -1.644              -1.644 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259031302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.422 " "Worst-case hold slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 clock_divider:div\|clk_out  " "    0.557               0.000 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040               0.000 MAX10_CLK1_50  " "    1.040               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.594               0.000 ball_off_x\[10\]  " "    1.594               0.000 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259031302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712259031317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712259031317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.104 " "Worst-case minimum pulse width slack is -2.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.104            -247.048 ball_off_x\[10\]  " "   -2.104            -247.048 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -84.180 clock_divider:div\|clk_out  " "   -1.403             -84.180 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 MAX10_CLK1_50  " "    9.655               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.565               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.565               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259031333 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031349 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031349 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031349 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031349 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.501 ns " "Worst Case Available Settling Time: 38.501 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031349 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031349 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712259031349 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712259031349 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~16  from: datab  to: combout " "Cell: detect\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~18  from: cin  to: combout " "Cell: detect\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~20  from: cin  to: combout " "Cell: detect\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~22  from: cin  to: combout " "Cell: detect\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~24  from: cin  to: combout " "Cell: detect\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~26  from: cin  to: combout " "Cell: detect\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~28  from: cin  to: combout " "Cell: detect\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~30  from: cin  to: combout " "Cell: detect\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~32  from: cin  to: combout " "Cell: detect\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~34  from: cin  to: combout " "Cell: detect\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~36  from: cin  to: combout " "Cell: detect\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~38  from: cin  to: combout " "Cell: detect\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~40  from: cin  to: combout " "Cell: detect\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~42  from: cin  to: combout " "Cell: detect\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~44  from: cin  to: combout " "Cell: detect\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~46  from: cin  to: combout " "Cell: detect\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~48  from: cin  to: combout " "Cell: detect\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~50  from: cin  to: combout " "Cell: detect\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~52  from: cin  to: combout " "Cell: detect\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~54  from: cin  to: combout " "Cell: detect\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~56  from: cin  to: combout " "Cell: detect\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add0~58  from: cin  to: combout " "Cell: detect\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~14  from: datab  to: combout " "Cell: detect\|Add7~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~16  from: cin  to: combout " "Cell: detect\|Add7~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~16  from: datab  to: combout " "Cell: detect\|Add7~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~18  from: cin  to: combout " "Cell: detect\|Add7~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~18  from: datab  to: combout " "Cell: detect\|Add7~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~20  from: cin  to: combout " "Cell: detect\|Add7~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~20  from: datab  to: combout " "Cell: detect\|Add7~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~22  from: cin  to: combout " "Cell: detect\|Add7~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~22  from: dataa  to: combout " "Cell: detect\|Add7~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~24  from: cin  to: combout " "Cell: detect\|Add7~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~24  from: datab  to: combout " "Cell: detect\|Add7~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~26  from: cin  to: combout " "Cell: detect\|Add7~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~26  from: datab  to: combout " "Cell: detect\|Add7~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~28  from: cin  to: combout " "Cell: detect\|Add7~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~28  from: dataa  to: combout " "Cell: detect\|Add7~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~30  from: cin  to: combout " "Cell: detect\|Add7~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~30  from: dataa  to: combout " "Cell: detect\|Add7~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~32  from: cin  to: combout " "Cell: detect\|Add7~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~32  from: datab  to: combout " "Cell: detect\|Add7~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~34  from: cin  to: combout " "Cell: detect\|Add7~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~34  from: datab  to: combout " "Cell: detect\|Add7~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~36  from: cin  to: combout " "Cell: detect\|Add7~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~36  from: dataa  to: combout " "Cell: detect\|Add7~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~38  from: cin  to: combout " "Cell: detect\|Add7~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~38  from: dataa  to: combout " "Cell: detect\|Add7~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~40  from: cin  to: combout " "Cell: detect\|Add7~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~40  from: dataa  to: combout " "Cell: detect\|Add7~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~42  from: cin  to: combout " "Cell: detect\|Add7~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~42  from: dataa  to: combout " "Cell: detect\|Add7~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~44  from: cin  to: combout " "Cell: detect\|Add7~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~44  from: dataa  to: combout " "Cell: detect\|Add7~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~46  from: cin  to: combout " "Cell: detect\|Add7~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~46  from: dataa  to: combout " "Cell: detect\|Add7~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~48  from: cin  to: combout " "Cell: detect\|Add7~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~48  from: datab  to: combout " "Cell: detect\|Add7~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~50  from: cin  to: combout " "Cell: detect\|Add7~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~50  from: datab  to: combout " "Cell: detect\|Add7~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~52  from: cin  to: combout " "Cell: detect\|Add7~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~52  from: dataa  to: combout " "Cell: detect\|Add7~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~54  from: cin  to: combout " "Cell: detect\|Add7~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~54  from: dataa  to: combout " "Cell: detect\|Add7~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~56  from: cin  to: combout " "Cell: detect\|Add7~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: detect\|Add7~56  from: datad  to: combout " "Cell: detect\|Add7~56  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712259031567 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712259031567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712259031583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712259031583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.346 " "Worst-case setup slack is -4.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.346             -12.316 ball_off_x\[10\]  " "   -4.346             -12.316 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.907             -46.511 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.907             -46.511 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.564            -190.520 clock_divider:div\|clk_out  " "   -3.564            -190.520 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652              -0.652 MAX10_CLK1_50  " "   -0.652              -0.652 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259031583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.222               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 clock_divider:div\|clk_out  " "    0.237               0.000 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 MAX10_CLK1_50  " "    0.422               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 ball_off_x\[10\]  " "    1.061               0.000 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259031598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712259031598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712259031614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -60.000 clock_divider:div\|clk_out  " "   -1.000             -60.000 clock_divider:div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706             -39.294 ball_off_x\[10\]  " "   -0.706             -39.294 ball_off_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.332               0.000 MAX10_CLK1_50  " "    9.332               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.635               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.635               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712259031614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712259031614 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.160 ns " "Worst Case Available Settling Time: 39.160 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712259031630 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712259031630 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712259032911 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712259032927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712259033036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 15:30:33 2024 " "Processing ended: Thu Apr 04 15:30:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712259033036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712259033036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712259033036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712259033036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1712259034298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712259034298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 15:30:34 2024 " "Processing started: Thu Apr 04 15:30:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712259034298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712259034298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712259034298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1712259034844 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[0\] HEX_0_0 HEX " "Port \"HEX\[0\]\[0\]\" is changed into \"HEX_0_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[1\] HEX_0_1 HEX " "Port \"HEX\[0\]\[1\]\" is changed into \"HEX_0_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[2\] HEX_0_2 HEX " "Port \"HEX\[0\]\[2\]\" is changed into \"HEX_0_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[3\] HEX_0_3 HEX " "Port \"HEX\[0\]\[3\]\" is changed into \"HEX_0_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[4\] HEX_0_4 HEX " "Port \"HEX\[0\]\[4\]\" is changed into \"HEX_0_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[5\] HEX_0_5 HEX " "Port \"HEX\[0\]\[5\]\" is changed into \"HEX_0_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[6\] HEX_0_6 HEX " "Port \"HEX\[0\]\[6\]\" is changed into \"HEX_0_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[0\]\[7\] HEX_0_7 HEX " "Port \"HEX\[0\]\[7\]\" is changed into \"HEX_0_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[0\] HEX_1_0 HEX " "Port \"HEX\[1\]\[0\]\" is changed into \"HEX_1_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[1\] HEX_1_1 HEX " "Port \"HEX\[1\]\[1\]\" is changed into \"HEX_1_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[2\] HEX_1_2 HEX " "Port \"HEX\[1\]\[2\]\" is changed into \"HEX_1_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[3\] HEX_1_3 HEX " "Port \"HEX\[1\]\[3\]\" is changed into \"HEX_1_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[4\] HEX_1_4 HEX " "Port \"HEX\[1\]\[4\]\" is changed into \"HEX_1_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[5\] HEX_1_5 HEX " "Port \"HEX\[1\]\[5\]\" is changed into \"HEX_1_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[6\] HEX_1_6 HEX " "Port \"HEX\[1\]\[6\]\" is changed into \"HEX_1_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[1\]\[7\] HEX_1_7 HEX " "Port \"HEX\[1\]\[7\]\" is changed into \"HEX_1_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[0\] HEX_2_0 HEX " "Port \"HEX\[2\]\[0\]\" is changed into \"HEX_2_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[1\] HEX_2_1 HEX " "Port \"HEX\[2\]\[1\]\" is changed into \"HEX_2_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[2\] HEX_2_2 HEX " "Port \"HEX\[2\]\[2\]\" is changed into \"HEX_2_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[3\] HEX_2_3 HEX " "Port \"HEX\[2\]\[3\]\" is changed into \"HEX_2_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[4\] HEX_2_4 HEX " "Port \"HEX\[2\]\[4\]\" is changed into \"HEX_2_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[5\] HEX_2_5 HEX " "Port \"HEX\[2\]\[5\]\" is changed into \"HEX_2_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[6\] HEX_2_6 HEX " "Port \"HEX\[2\]\[6\]\" is changed into \"HEX_2_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[2\]\[7\] HEX_2_7 HEX " "Port \"HEX\[2\]\[7\]\" is changed into \"HEX_2_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[0\] HEX_3_0 HEX " "Port \"HEX\[3\]\[0\]\" is changed into \"HEX_3_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[1\] HEX_3_1 HEX " "Port \"HEX\[3\]\[1\]\" is changed into \"HEX_3_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[2\] HEX_3_2 HEX " "Port \"HEX\[3\]\[2\]\" is changed into \"HEX_3_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[3\] HEX_3_3 HEX " "Port \"HEX\[3\]\[3\]\" is changed into \"HEX_3_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[4\] HEX_3_4 HEX " "Port \"HEX\[3\]\[4\]\" is changed into \"HEX_3_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[5\] HEX_3_5 HEX " "Port \"HEX\[3\]\[5\]\" is changed into \"HEX_3_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[6\] HEX_3_6 HEX " "Port \"HEX\[3\]\[6\]\" is changed into \"HEX_3_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[3\]\[7\] HEX_3_7 HEX " "Port \"HEX\[3\]\[7\]\" is changed into \"HEX_3_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[0\] HEX_4_0 HEX " "Port \"HEX\[4\]\[0\]\" is changed into \"HEX_4_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[1\] HEX_4_1 HEX " "Port \"HEX\[4\]\[1\]\" is changed into \"HEX_4_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[2\] HEX_4_2 HEX " "Port \"HEX\[4\]\[2\]\" is changed into \"HEX_4_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[3\] HEX_4_3 HEX " "Port \"HEX\[4\]\[3\]\" is changed into \"HEX_4_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[4\] HEX_4_4 HEX " "Port \"HEX\[4\]\[4\]\" is changed into \"HEX_4_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[5\] HEX_4_5 HEX " "Port \"HEX\[4\]\[5\]\" is changed into \"HEX_4_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[6\] HEX_4_6 HEX " "Port \"HEX\[4\]\[6\]\" is changed into \"HEX_4_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[4\]\[7\] HEX_4_7 HEX " "Port \"HEX\[4\]\[7\]\" is changed into \"HEX_4_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[0\] HEX_5_0 HEX " "Port \"HEX\[5\]\[0\]\" is changed into \"HEX_5_0\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[1\] HEX_5_1 HEX " "Port \"HEX\[5\]\[1\]\" is changed into \"HEX_5_1\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[2\] HEX_5_2 HEX " "Port \"HEX\[5\]\[2\]\" is changed into \"HEX_5_2\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[3\] HEX_5_3 HEX " "Port \"HEX\[5\]\[3\]\" is changed into \"HEX_5_3\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[4\] HEX_5_4 HEX " "Port \"HEX\[5\]\[4\]\" is changed into \"HEX_5_4\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[5\] HEX_5_5 HEX " "Port \"HEX\[5\]\[5\]\" is changed into \"HEX_5_5\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[6\] HEX_5_6 HEX " "Port \"HEX\[5\]\[6\]\" is changed into \"HEX_5_6\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "HEX\[5\]\[7\] HEX_5_7 HEX " "Port \"HEX\[5\]\[7\]\" is changed into \"HEX_5_7\" because it's a member of 2-D array port \"HEX\"" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1712259034860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pingpong.vo C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/simulation/modelsim/ simulation " "Generated file pingpong.vo in folder \"C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712259035012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712259035067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 15:30:35 2024 " "Processing ended: Thu Apr 04 15:30:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712259035067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712259035067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712259035067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712259035067 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus Prime Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712259035848 ""}
