module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h4f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire4;
  input wire [(5'h14):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(4'he):(1'h0)] wire1;
  input wire signed [(5'h10):(1'h0)] wire0;
  wire signed [(4'he):(1'h0)] wire10;
  wire [(5'h14):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire6;
  wire signed [(5'h11):(1'h0)] wire5;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = wire3;
  assign wire6 = $signed($signed(wire3[(1'h0):(1'h0)]));
  assign wire7 = (~^((&$signed((wire0 & (8'ha1)))) == wire3[(5'h12):(4'hc)]));
  assign wire8 = {$signed((~&(~^((8'hac) >= wire7)))), {(wire5 < wire2)}};
  assign wire9 = {wire5};
  assign wire10 = (8'hb1);
endmodule
