#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd4de60ed90 .scope module, "testbench" "testbench" 2 58;
 .timescale 0 0;
v0x7fd4de623240_0 .net "A", 2 0, v0x7fd4de620bb0_0;  1 drivers
v0x7fd4de6232d0_0 .net "B", 2 0, v0x7fd4de621740_0;  1 drivers
v0x7fd4de623360_0 .var "CLK", 0 0;
v0x7fd4de623470_0 .var "IN", 2 0;
v0x7fd4de623500_0 .net "LD", 2 0, L_0x7fd4de624440;  1 drivers
v0x7fd4de623590_0 .net "O", 2 0, L_0x7fd4de6239a0;  1 drivers
v0x7fd4de623620_0 .var "RST", 0 0;
v0x7fd4de623730_0 .net "S", 1 0, L_0x7fd4de624310;  1 drivers
S_0x7fd4de60a6f0 .scope module, "fsm" "fsm" 2 80, 2 24 0, S_0x7fd4de60ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 3 "IN";
    .port_info 3 /OUTPUT 3 "A";
    .port_info 4 /OUTPUT 3 "B";
    .port_info 5 /OUTPUT 3 "O";
    .port_info 6 /OUTPUT 2 "S";
    .port_info 7 /OUTPUT 3 "LD";
L_0x7fd4de624310 .functor BUFZ 2, v0x7fd4de6230d0_0, C4<00>, C4<00>, C4<00>;
v0x7fd4de621f80_0 .net "A", 2 0, v0x7fd4de620bb0_0;  alias, 1 drivers
v0x7fd4de622050_0 .net "B", 2 0, v0x7fd4de621740_0;  alias, 1 drivers
v0x7fd4de622120_0 .net "CLK", 0 0, v0x7fd4de623360_0;  1 drivers
v0x7fd4de6221b0_0 .net "IN", 2 0, v0x7fd4de623470_0;  1 drivers
v0x7fd4de622280_0 .net "LD", 2 0, L_0x7fd4de624440;  alias, 1 drivers
v0x7fd4de622350_0 .net "LD_A", 0 0, L_0x7fd4de623bf0;  1 drivers
v0x7fd4de6223e0_0 .net "LD_B", 0 0, L_0x7fd4de623ef0;  1 drivers
v0x7fd4de622470_0 .net "LD_O", 0 0, L_0x7fd4de6241b0;  1 drivers
v0x7fd4de622500_0 .net "O", 2 0, L_0x7fd4de6239a0;  alias, 1 drivers
v0x7fd4de622630_0 .net "RST", 0 0, v0x7fd4de623620_0;  1 drivers
v0x7fd4de6226c0_0 .net "S", 1 0, L_0x7fd4de624310;  alias, 1 drivers
v0x7fd4de622750_0 .net "Y", 2 0, L_0x7fd4de623a10;  1 drivers
L_0x7fd4de563008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd4de6227e0_0 .net/2u *"_ivl_0", 1 0, L_0x7fd4de563008;  1 drivers
L_0x7fd4de5630e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd4de622890_0 .net/2u *"_ivl_10", 1 0, L_0x7fd4de5630e0;  1 drivers
v0x7fd4de622940_0 .net *"_ivl_12", 0 0, L_0x7fd4de623d90;  1 drivers
L_0x7fd4de563128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd4de6229e0_0 .net/2u *"_ivl_14", 0 0, L_0x7fd4de563128;  1 drivers
L_0x7fd4de563170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd4de622a90_0 .net/2u *"_ivl_16", 0 0, L_0x7fd4de563170;  1 drivers
v0x7fd4de622c20_0 .net *"_ivl_2", 0 0, L_0x7fd4de623b10;  1 drivers
L_0x7fd4de5631b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fd4de622cc0_0 .net/2u *"_ivl_20", 1 0, L_0x7fd4de5631b8;  1 drivers
v0x7fd4de622d70_0 .net *"_ivl_22", 0 0, L_0x7fd4de624090;  1 drivers
L_0x7fd4de563200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd4de622e10_0 .net/2u *"_ivl_24", 0 0, L_0x7fd4de563200;  1 drivers
L_0x7fd4de563248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd4de622ec0_0 .net/2u *"_ivl_26", 0 0, L_0x7fd4de563248;  1 drivers
L_0x7fd4de563050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd4de622f70_0 .net/2u *"_ivl_4", 0 0, L_0x7fd4de563050;  1 drivers
L_0x7fd4de563098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd4de623020_0 .net/2u *"_ivl_6", 0 0, L_0x7fd4de563098;  1 drivers
v0x7fd4de6230d0_0 .var "state", 1 0;
L_0x7fd4de623b10 .cmp/eq 2, v0x7fd4de6230d0_0, L_0x7fd4de563008;
L_0x7fd4de623bf0 .functor MUXZ 1, L_0x7fd4de563098, L_0x7fd4de563050, L_0x7fd4de623b10, C4<>;
L_0x7fd4de623d90 .cmp/eq 2, v0x7fd4de6230d0_0, L_0x7fd4de5630e0;
L_0x7fd4de623ef0 .functor MUXZ 1, L_0x7fd4de563170, L_0x7fd4de563128, L_0x7fd4de623d90, C4<>;
L_0x7fd4de624090 .cmp/eq 2, v0x7fd4de6230d0_0, L_0x7fd4de5631b8;
L_0x7fd4de6241b0 .functor MUXZ 1, L_0x7fd4de563248, L_0x7fd4de563200, L_0x7fd4de624090, C4<>;
L_0x7fd4de624440 .concat [ 1 1 1 0], L_0x7fd4de6241b0, L_0x7fd4de623ef0, L_0x7fd4de623bf0;
S_0x7fd4de609de0 .scope module, "a_reg" "register_3bit" 2 45, 2 1 0, S_0x7fd4de60a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "LD";
    .port_info 3 /INPUT 3 "D";
    .port_info 4 /OUTPUT 3 "Q";
v0x7fd4de60c980_0 .net "CLK", 0 0, v0x7fd4de623360_0;  alias, 1 drivers
v0x7fd4de6208e0_0 .net "D", 2 0, v0x7fd4de623470_0;  alias, 1 drivers
v0x7fd4de620980_0 .net "LD", 0 0, L_0x7fd4de623bf0;  alias, 1 drivers
v0x7fd4de620a30_0 .net "Q", 2 0, v0x7fd4de620bb0_0;  alias, 1 drivers
v0x7fd4de620ad0_0 .net "RST", 0 0, v0x7fd4de623620_0;  alias, 1 drivers
v0x7fd4de620bb0_0 .var "q", 2 0;
E_0x7fd4de60a880 .event posedge, v0x7fd4de60c980_0;
S_0x7fd4de620ce0 .scope module, "alu" "alu" 2 48, 2 17 0, S_0x7fd4de60a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /OUTPUT 3 "Y";
v0x7fd4de620ef0_0 .net "A", 2 0, v0x7fd4de620bb0_0;  alias, 1 drivers
v0x7fd4de620fa0_0 .net "B", 2 0, v0x7fd4de621740_0;  alias, 1 drivers
v0x7fd4de621030_0 .net "Y", 2 0, L_0x7fd4de623a10;  alias, 1 drivers
L_0x7fd4de623a10 .arith/sum 3, v0x7fd4de620bb0_0, v0x7fd4de621740_0;
S_0x7fd4de621140 .scope module, "b_reg" "register_3bit" 2 46, 2 1 0, S_0x7fd4de60a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "LD";
    .port_info 3 /INPUT 3 "D";
    .port_info 4 /OUTPUT 3 "Q";
v0x7fd4de6213b0_0 .net "CLK", 0 0, v0x7fd4de623360_0;  alias, 1 drivers
v0x7fd4de621460_0 .net "D", 2 0, v0x7fd4de623470_0;  alias, 1 drivers
v0x7fd4de621510_0 .net "LD", 0 0, L_0x7fd4de623ef0;  alias, 1 drivers
v0x7fd4de6215c0_0 .net "Q", 2 0, v0x7fd4de621740_0;  alias, 1 drivers
v0x7fd4de621670_0 .net "RST", 0 0, v0x7fd4de623620_0;  alias, 1 drivers
v0x7fd4de621740_0 .var "q", 2 0;
S_0x7fd4de621850 .scope module, "o_reg" "register_3bit" 2 47, 2 1 0, S_0x7fd4de60a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "LD";
    .port_info 3 /INPUT 3 "D";
    .port_info 4 /OUTPUT 3 "Q";
L_0x7fd4de6239a0 .functor BUFZ 3, v0x7fd4de621e70_0, C4<000>, C4<000>, C4<000>;
v0x7fd4de621a90_0 .net "CLK", 0 0, v0x7fd4de623360_0;  alias, 1 drivers
v0x7fd4de621b70_0 .net "D", 2 0, L_0x7fd4de623a10;  alias, 1 drivers
v0x7fd4de621c10_0 .net "LD", 0 0, L_0x7fd4de6241b0;  alias, 1 drivers
v0x7fd4de621cc0_0 .net "Q", 2 0, L_0x7fd4de6239a0;  alias, 1 drivers
v0x7fd4de621d60_0 .net "RST", 0 0, v0x7fd4de623620_0;  alias, 1 drivers
v0x7fd4de621e70_0 .var "q", 2 0;
    .scope S_0x7fd4de609de0;
T_0 ;
    %wait E_0x7fd4de60a880;
    %load/vec4 v0x7fd4de620ad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7fd4de620980_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x7fd4de6208e0_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x7fd4de620bb0_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x7fd4de620bb0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd4de621140;
T_1 ;
    %wait E_0x7fd4de60a880;
    %load/vec4 v0x7fd4de621670_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x7fd4de621510_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x7fd4de621460_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x7fd4de621740_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x7fd4de621740_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd4de621850;
T_2 ;
    %wait E_0x7fd4de60a880;
    %load/vec4 v0x7fd4de621d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7fd4de621c10_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x7fd4de621b70_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x7fd4de621e70_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x7fd4de621e70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd4de60a6f0;
T_3 ;
    %wait E_0x7fd4de60a880;
    %load/vec4 v0x7fd4de622630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd4de6230d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd4de6230d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd4de6230d0_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x7fd4de6221b0_0;
    %cmpi/u 0, 0, 3;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %assign/vec4 v0x7fd4de6230d0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x7fd4de6221b0_0;
    %cmpi/u 0, 0, 3;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v0x7fd4de6230d0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd4de6230d0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd4de60ed90;
T_4 ;
    %vpi_call 2 66 "$dumpfile", "fsm.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd4de60ed90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd4de623360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd4de623470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd4de623620_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd4de623620_0, 0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd4de623470_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd4de623470_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd4de623470_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd4de623620_0, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fd4de60ed90;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x7fd4de623360_0;
    %nor/r;
    %assign/vec4 v0x7fd4de623360_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "statemachine.v";
