#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Nov 21 19:07:11 2025
# Process ID         : 4444
# Current directory  : C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent15624 C:\Users\user\Desktop\AES-128_CTR_parallel_pipeline_ghash_core\AES-128_CTR\AES-128_CTR.xpr
# Log file           : C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/vivado.log
# Journal file       : C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR\vivado.jou
# Running On         : EE522-48
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 68354 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78554 MB
# Available Virtual  : 68786 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.xpr
update_compile_order -fileset sources_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list CLK100MHZ_IBUF_BUFG ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {aes_key_in_reg[0]} {aes_key_in_reg[1]} {aes_key_in_reg[2]} {aes_key_in_reg[3]} {aes_key_in_reg[4]} {aes_key_in_reg[5]} {aes_key_in_reg[6]} {aes_key_in_reg[7]} {aes_key_in_reg[8]} {aes_key_in_reg[9]} {aes_key_in_reg[10]} {aes_key_in_reg[11]} {aes_key_in_reg[12]} {aes_key_in_reg[13]} {aes_key_in_reg[14]} {aes_key_in_reg[15]} {aes_key_in_reg[16]} {aes_key_in_reg[17]} {aes_key_in_reg[18]} {aes_key_in_reg[19]} {aes_key_in_reg[20]} {aes_key_in_reg[21]} {aes_key_in_reg[22]} {aes_key_in_reg[23]} {aes_key_in_reg[24]} {aes_key_in_reg[25]} {aes_key_in_reg[26]} {aes_key_in_reg[27]} {aes_key_in_reg[28]} {aes_key_in_reg[29]} {aes_key_in_reg[30]} {aes_key_in_reg[31]} {aes_key_in_reg[32]} {aes_key_in_reg[33]} {aes_key_in_reg[34]} {aes_key_in_reg[35]} {aes_key_in_reg[36]} {aes_key_in_reg[37]} {aes_key_in_reg[38]} {aes_key_in_reg[39]} {aes_key_in_reg[40]} {aes_key_in_reg[41]} {aes_key_in_reg[42]} {aes_key_in_reg[43]} {aes_key_in_reg[44]} {aes_key_in_reg[45]} {aes_key_in_reg[46]} {aes_key_in_reg[47]} {aes_key_in_reg[48]} {aes_key_in_reg[49]} {aes_key_in_reg[50]} {aes_key_in_reg[51]} {aes_key_in_reg[52]} {aes_key_in_reg[53]} {aes_key_in_reg[54]} {aes_key_in_reg[55]} {aes_key_in_reg[56]} {aes_key_in_reg[57]} {aes_key_in_reg[58]} {aes_key_in_reg[59]} {aes_key_in_reg[60]} {aes_key_in_reg[61]} {aes_key_in_reg[62]} {aes_key_in_reg[63]} {aes_key_in_reg[64]} {aes_key_in_reg[65]} {aes_key_in_reg[66]} {aes_key_in_reg[67]} {aes_key_in_reg[68]} {aes_key_in_reg[69]} {aes_key_in_reg[70]} {aes_key_in_reg[71]} {aes_key_in_reg[72]} {aes_key_in_reg[73]} {aes_key_in_reg[74]} {aes_key_in_reg[75]} {aes_key_in_reg[76]} {aes_key_in_reg[77]} {aes_key_in_reg[78]} {aes_key_in_reg[79]} {aes_key_in_reg[80]} {aes_key_in_reg[81]} {aes_key_in_reg[82]} {aes_key_in_reg[83]} {aes_key_in_reg[84]} {aes_key_in_reg[85]} {aes_key_in_reg[86]} {aes_key_in_reg[87]} {aes_key_in_reg[88]} {aes_key_in_reg[89]} {aes_key_in_reg[90]} {aes_key_in_reg[91]} {aes_key_in_reg[92]} {aes_key_in_reg[93]} {aes_key_in_reg[94]} {aes_key_in_reg[95]} {aes_key_in_reg[96]} {aes_key_in_reg[97]} {aes_key_in_reg[98]} {aes_key_in_reg[99]} {aes_key_in_reg[100]} {aes_key_in_reg[101]} {aes_key_in_reg[102]} {aes_key_in_reg[103]} {aes_key_in_reg[104]} {aes_key_in_reg[105]} {aes_key_in_reg[106]} {aes_key_in_reg[107]} {aes_key_in_reg[108]} {aes_key_in_reg[109]} {aes_key_in_reg[110]} {aes_key_in_reg[111]} {aes_key_in_reg[112]} {aes_key_in_reg[113]} {aes_key_in_reg[114]} {aes_key_in_reg[115]} {aes_key_in_reg[116]} {aes_key_in_reg[117]} {aes_key_in_reg[118]} {aes_key_in_reg[119]} {aes_key_in_reg[120]} {aes_key_in_reg[121]} {aes_key_in_reg[122]} {aes_key_in_reg[123]} {aes_key_in_reg[124]} {aes_key_in_reg[125]} {aes_key_in_reg[126]} {aes_key_in_reg[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {state[0]} {state[1]} {state[2]} {state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {wk2[0]} {wk2[1]} {wk2[2]} {wk2[3]} {wk2[4]} {wk2[5]} {wk2[6]} {wk2[7]} {wk2[8]} {wk2[9]} {wk2[10]} {wk2[11]} {wk2[12]} {wk2[13]} {wk2[14]} {wk2[15]} {wk2[16]} {wk2[17]} {wk2[18]} {wk2[19]} {wk2[20]} {wk2[21]} {wk2[22]} {wk2[23]} {wk2[24]} {wk2[25]} {wk2[26]} {wk2[27]} {wk2[28]} {wk2[29]} {wk2[30]} {wk2[31]} {wk2[32]} {wk2[33]} {wk2[34]} {wk2[35]} {wk2[36]} {wk2[37]} {wk2[38]} {wk2[39]} {wk2[40]} {wk2[41]} {wk2[42]} {wk2[43]} {wk2[44]} {wk2[45]} {wk2[46]} {wk2[47]} {wk2[48]} {wk2[49]} {wk2[50]} {wk2[51]} {wk2[52]} {wk2[53]} {wk2[54]} {wk2[55]} {wk2[56]} {wk2[57]} {wk2[58]} {wk2[59]} {wk2[60]} {wk2[61]} {wk2[62]} {wk2[63]} {wk2[64]} {wk2[65]} {wk2[66]} {wk2[67]} {wk2[68]} {wk2[69]} {wk2[70]} {wk2[71]} {wk2[72]} {wk2[73]} {wk2[74]} {wk2[75]} {wk2[76]} {wk2[77]} {wk2[78]} {wk2[79]} {wk2[80]} {wk2[81]} {wk2[82]} {wk2[83]} {wk2[84]} {wk2[85]} {wk2[86]} {wk2[87]} {wk2[88]} {wk2[89]} {wk2[90]} {wk2[91]} {wk2[92]} {wk2[93]} {wk2[94]} {wk2[95]} {wk2[96]} {wk2[97]} {wk2[98]} {wk2[99]} {wk2[100]} {wk2[101]} {wk2[102]} {wk2[103]} {wk2[104]} {wk2[105]} {wk2[106]} {wk2[107]} {wk2[108]} {wk2[109]} {wk2[110]} {wk2[111]} {wk2[112]} {wk2[113]} {wk2[114]} {wk2[115]} {wk2[116]} {wk2[117]} {wk2[118]} {wk2[119]} {wk2[120]} {wk2[121]} {wk2[122]} {wk2[123]} {wk2[124]} {wk2[125]} {wk2[126]} {wk2[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {wk8[0]} {wk8[1]} {wk8[2]} {wk8[3]} {wk8[4]} {wk8[5]} {wk8[6]} {wk8[7]} {wk8[8]} {wk8[9]} {wk8[10]} {wk8[11]} {wk8[12]} {wk8[13]} {wk8[14]} {wk8[15]} {wk8[16]} {wk8[17]} {wk8[18]} {wk8[19]} {wk8[20]} {wk8[21]} {wk8[22]} {wk8[23]} {wk8[24]} {wk8[25]} {wk8[26]} {wk8[27]} {wk8[28]} {wk8[29]} {wk8[30]} {wk8[31]} {wk8[32]} {wk8[33]} {wk8[34]} {wk8[35]} {wk8[36]} {wk8[37]} {wk8[38]} {wk8[39]} {wk8[40]} {wk8[41]} {wk8[42]} {wk8[43]} {wk8[44]} {wk8[45]} {wk8[46]} {wk8[47]} {wk8[48]} {wk8[49]} {wk8[50]} {wk8[51]} {wk8[52]} {wk8[53]} {wk8[54]} {wk8[55]} {wk8[56]} {wk8[57]} {wk8[58]} {wk8[59]} {wk8[60]} {wk8[61]} {wk8[62]} {wk8[63]} {wk8[64]} {wk8[65]} {wk8[66]} {wk8[67]} {wk8[68]} {wk8[69]} {wk8[70]} {wk8[71]} {wk8[72]} {wk8[73]} {wk8[74]} {wk8[75]} {wk8[76]} {wk8[77]} {wk8[78]} {wk8[79]} {wk8[80]} {wk8[81]} {wk8[82]} {wk8[83]} {wk8[84]} {wk8[85]} {wk8[86]} {wk8[87]} {wk8[88]} {wk8[89]} {wk8[90]} {wk8[91]} {wk8[92]} {wk8[93]} {wk8[94]} {wk8[95]} {wk8[96]} {wk8[97]} {wk8[98]} {wk8[99]} {wk8[100]} {wk8[101]} {wk8[102]} {wk8[103]} {wk8[104]} {wk8[105]} {wk8[106]} {wk8[107]} {wk8[108]} {wk8[109]} {wk8[110]} {wk8[111]} {wk8[112]} {wk8[113]} {wk8[114]} {wk8[115]} {wk8[116]} {wk8[117]} {wk8[118]} {wk8[119]} {wk8[120]} {wk8[121]} {wk8[122]} {wk8[123]} {wk8[124]} {wk8[125]} {wk8[126]} {wk8[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {wk7[0]} {wk7[1]} {wk7[2]} {wk7[3]} {wk7[4]} {wk7[5]} {wk7[6]} {wk7[7]} {wk7[8]} {wk7[9]} {wk7[10]} {wk7[11]} {wk7[12]} {wk7[13]} {wk7[14]} {wk7[15]} {wk7[16]} {wk7[17]} {wk7[18]} {wk7[19]} {wk7[20]} {wk7[21]} {wk7[22]} {wk7[23]} {wk7[24]} {wk7[25]} {wk7[26]} {wk7[27]} {wk7[28]} {wk7[29]} {wk7[30]} {wk7[31]} {wk7[32]} {wk7[33]} {wk7[34]} {wk7[35]} {wk7[36]} {wk7[37]} {wk7[38]} {wk7[39]} {wk7[40]} {wk7[41]} {wk7[42]} {wk7[43]} {wk7[44]} {wk7[45]} {wk7[46]} {wk7[47]} {wk7[48]} {wk7[49]} {wk7[50]} {wk7[51]} {wk7[52]} {wk7[53]} {wk7[54]} {wk7[55]} {wk7[56]} {wk7[57]} {wk7[58]} {wk7[59]} {wk7[60]} {wk7[61]} {wk7[62]} {wk7[63]} {wk7[64]} {wk7[65]} {wk7[66]} {wk7[67]} {wk7[68]} {wk7[69]} {wk7[70]} {wk7[71]} {wk7[72]} {wk7[73]} {wk7[74]} {wk7[75]} {wk7[76]} {wk7[77]} {wk7[78]} {wk7[79]} {wk7[80]} {wk7[81]} {wk7[82]} {wk7[83]} {wk7[84]} {wk7[85]} {wk7[86]} {wk7[87]} {wk7[88]} {wk7[89]} {wk7[90]} {wk7[91]} {wk7[92]} {wk7[93]} {wk7[94]} {wk7[95]} {wk7[96]} {wk7[97]} {wk7[98]} {wk7[99]} {wk7[100]} {wk7[101]} {wk7[102]} {wk7[103]} {wk7[104]} {wk7[105]} {wk7[106]} {wk7[107]} {wk7[108]} {wk7[109]} {wk7[110]} {wk7[111]} {wk7[112]} {wk7[113]} {wk7[114]} {wk7[115]} {wk7[116]} {wk7[117]} {wk7[118]} {wk7[119]} {wk7[120]} {wk7[121]} {wk7[122]} {wk7[123]} {wk7[124]} {wk7[125]} {wk7[126]} {wk7[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {wk0[0]} {wk0[1]} {wk0[2]} {wk0[3]} {wk0[4]} {wk0[5]} {wk0[6]} {wk0[7]} {wk0[8]} {wk0[9]} {wk0[10]} {wk0[11]} {wk0[12]} {wk0[13]} {wk0[14]} {wk0[15]} {wk0[16]} {wk0[17]} {wk0[18]} {wk0[19]} {wk0[20]} {wk0[21]} {wk0[22]} {wk0[23]} {wk0[24]} {wk0[25]} {wk0[26]} {wk0[27]} {wk0[28]} {wk0[29]} {wk0[30]} {wk0[31]} {wk0[32]} {wk0[33]} {wk0[34]} {wk0[35]} {wk0[36]} {wk0[37]} {wk0[38]} {wk0[39]} {wk0[40]} {wk0[41]} {wk0[42]} {wk0[43]} {wk0[44]} {wk0[45]} {wk0[46]} {wk0[47]} {wk0[48]} {wk0[49]} {wk0[50]} {wk0[51]} {wk0[52]} {wk0[53]} {wk0[54]} {wk0[55]} {wk0[56]} {wk0[57]} {wk0[58]} {wk0[59]} {wk0[60]} {wk0[61]} {wk0[62]} {wk0[63]} {wk0[64]} {wk0[65]} {wk0[66]} {wk0[67]} {wk0[68]} {wk0[69]} {wk0[70]} {wk0[71]} {wk0[72]} {wk0[73]} {wk0[74]} {wk0[75]} {wk0[76]} {wk0[77]} {wk0[78]} {wk0[79]} {wk0[80]} {wk0[81]} {wk0[82]} {wk0[83]} {wk0[84]} {wk0[85]} {wk0[86]} {wk0[87]} {wk0[88]} {wk0[89]} {wk0[90]} {wk0[91]} {wk0[92]} {wk0[93]} {wk0[94]} {wk0[95]} {wk0[96]} {wk0[97]} {wk0[98]} {wk0[99]} {wk0[100]} {wk0[101]} {wk0[102]} {wk0[103]} {wk0[104]} {wk0[105]} {wk0[106]} {wk0[107]} {wk0[108]} {wk0[109]} {wk0[110]} {wk0[111]} {wk0[112]} {wk0[113]} {wk0[114]} {wk0[115]} {wk0[116]} {wk0[117]} {wk0[118]} {wk0[119]} {wk0[120]} {wk0[121]} {wk0[122]} {wk0[123]} {wk0[124]} {wk0[125]} {wk0[126]} {wk0[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {wk10[0]} {wk10[1]} {wk10[2]} {wk10[3]} {wk10[4]} {wk10[5]} {wk10[6]} {wk10[7]} {wk10[8]} {wk10[9]} {wk10[10]} {wk10[11]} {wk10[12]} {wk10[13]} {wk10[14]} {wk10[15]} {wk10[16]} {wk10[17]} {wk10[18]} {wk10[19]} {wk10[20]} {wk10[21]} {wk10[22]} {wk10[23]} {wk10[24]} {wk10[25]} {wk10[26]} {wk10[27]} {wk10[28]} {wk10[29]} {wk10[30]} {wk10[31]} {wk10[32]} {wk10[33]} {wk10[34]} {wk10[35]} {wk10[36]} {wk10[37]} {wk10[38]} {wk10[39]} {wk10[40]} {wk10[41]} {wk10[42]} {wk10[43]} {wk10[44]} {wk10[45]} {wk10[46]} {wk10[47]} {wk10[48]} {wk10[49]} {wk10[50]} {wk10[51]} {wk10[52]} {wk10[53]} {wk10[54]} {wk10[55]} {wk10[56]} {wk10[57]} {wk10[58]} {wk10[59]} {wk10[60]} {wk10[61]} {wk10[62]} {wk10[63]} {wk10[64]} {wk10[65]} {wk10[66]} {wk10[67]} {wk10[68]} {wk10[69]} {wk10[70]} {wk10[71]} {wk10[72]} {wk10[73]} {wk10[74]} {wk10[75]} {wk10[76]} {wk10[77]} {wk10[78]} {wk10[79]} {wk10[80]} {wk10[81]} {wk10[82]} {wk10[83]} {wk10[84]} {wk10[85]} {wk10[86]} {wk10[87]} {wk10[88]} {wk10[89]} {wk10[90]} {wk10[91]} {wk10[92]} {wk10[93]} {wk10[94]} {wk10[95]} {wk10[96]} {wk10[97]} {wk10[98]} {wk10[99]} {wk10[100]} {wk10[101]} {wk10[102]} {wk10[103]} {wk10[104]} {wk10[105]} {wk10[106]} {wk10[107]} {wk10[108]} {wk10[109]} {wk10[110]} {wk10[111]} {wk10[112]} {wk10[113]} {wk10[114]} {wk10[115]} {wk10[116]} {wk10[117]} {wk10[118]} {wk10[119]} {wk10[120]} {wk10[121]} {wk10[122]} {wk10[123]} {wk10[124]} {wk10[125]} {wk10[126]} {wk10[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {wk1[0]} {wk1[1]} {wk1[2]} {wk1[3]} {wk1[4]} {wk1[5]} {wk1[6]} {wk1[7]} {wk1[8]} {wk1[9]} {wk1[10]} {wk1[11]} {wk1[12]} {wk1[13]} {wk1[14]} {wk1[15]} {wk1[16]} {wk1[17]} {wk1[18]} {wk1[19]} {wk1[20]} {wk1[21]} {wk1[22]} {wk1[23]} {wk1[24]} {wk1[25]} {wk1[26]} {wk1[27]} {wk1[28]} {wk1[29]} {wk1[30]} {wk1[31]} {wk1[32]} {wk1[33]} {wk1[34]} {wk1[35]} {wk1[36]} {wk1[37]} {wk1[38]} {wk1[39]} {wk1[40]} {wk1[41]} {wk1[42]} {wk1[43]} {wk1[44]} {wk1[45]} {wk1[46]} {wk1[47]} {wk1[48]} {wk1[49]} {wk1[50]} {wk1[51]} {wk1[52]} {wk1[53]} {wk1[54]} {wk1[55]} {wk1[56]} {wk1[57]} {wk1[58]} {wk1[59]} {wk1[60]} {wk1[61]} {wk1[62]} {wk1[63]} {wk1[64]} {wk1[65]} {wk1[66]} {wk1[67]} {wk1[68]} {wk1[69]} {wk1[70]} {wk1[71]} {wk1[72]} {wk1[73]} {wk1[74]} {wk1[75]} {wk1[76]} {wk1[77]} {wk1[78]} {wk1[79]} {wk1[80]} {wk1[81]} {wk1[82]} {wk1[83]} {wk1[84]} {wk1[85]} {wk1[86]} {wk1[87]} {wk1[88]} {wk1[89]} {wk1[90]} {wk1[91]} {wk1[92]} {wk1[93]} {wk1[94]} {wk1[95]} {wk1[96]} {wk1[97]} {wk1[98]} {wk1[99]} {wk1[100]} {wk1[101]} {wk1[102]} {wk1[103]} {wk1[104]} {wk1[105]} {wk1[106]} {wk1[107]} {wk1[108]} {wk1[109]} {wk1[110]} {wk1[111]} {wk1[112]} {wk1[113]} {wk1[114]} {wk1[115]} {wk1[116]} {wk1[117]} {wk1[118]} {wk1[119]} {wk1[120]} {wk1[121]} {wk1[122]} {wk1[123]} {wk1[124]} {wk1[125]} {wk1[126]} {wk1[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {wk6[0]} {wk6[1]} {wk6[2]} {wk6[3]} {wk6[4]} {wk6[5]} {wk6[6]} {wk6[7]} {wk6[8]} {wk6[9]} {wk6[10]} {wk6[11]} {wk6[12]} {wk6[13]} {wk6[14]} {wk6[15]} {wk6[16]} {wk6[17]} {wk6[18]} {wk6[19]} {wk6[20]} {wk6[21]} {wk6[22]} {wk6[23]} {wk6[24]} {wk6[25]} {wk6[26]} {wk6[27]} {wk6[28]} {wk6[29]} {wk6[30]} {wk6[31]} {wk6[32]} {wk6[33]} {wk6[34]} {wk6[35]} {wk6[36]} {wk6[37]} {wk6[38]} {wk6[39]} {wk6[40]} {wk6[41]} {wk6[42]} {wk6[43]} {wk6[44]} {wk6[45]} {wk6[46]} {wk6[47]} {wk6[48]} {wk6[49]} {wk6[50]} {wk6[51]} {wk6[52]} {wk6[53]} {wk6[54]} {wk6[55]} {wk6[56]} {wk6[57]} {wk6[58]} {wk6[59]} {wk6[60]} {wk6[61]} {wk6[62]} {wk6[63]} {wk6[64]} {wk6[65]} {wk6[66]} {wk6[67]} {wk6[68]} {wk6[69]} {wk6[70]} {wk6[71]} {wk6[72]} {wk6[73]} {wk6[74]} {wk6[75]} {wk6[76]} {wk6[77]} {wk6[78]} {wk6[79]} {wk6[80]} {wk6[81]} {wk6[82]} {wk6[83]} {wk6[84]} {wk6[85]} {wk6[86]} {wk6[87]} {wk6[88]} {wk6[89]} {wk6[90]} {wk6[91]} {wk6[92]} {wk6[93]} {wk6[94]} {wk6[95]} {wk6[96]} {wk6[97]} {wk6[98]} {wk6[99]} {wk6[100]} {wk6[101]} {wk6[102]} {wk6[103]} {wk6[104]} {wk6[105]} {wk6[106]} {wk6[107]} {wk6[108]} {wk6[109]} {wk6[110]} {wk6[111]} {wk6[112]} {wk6[113]} {wk6[114]} {wk6[115]} {wk6[116]} {wk6[117]} {wk6[118]} {wk6[119]} {wk6[120]} {wk6[121]} {wk6[122]} {wk6[123]} {wk6[124]} {wk6[125]} {wk6[126]} {wk6[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {wk9[0]} {wk9[1]} {wk9[2]} {wk9[3]} {wk9[4]} {wk9[5]} {wk9[6]} {wk9[7]} {wk9[8]} {wk9[9]} {wk9[10]} {wk9[11]} {wk9[12]} {wk9[13]} {wk9[14]} {wk9[15]} {wk9[16]} {wk9[17]} {wk9[18]} {wk9[19]} {wk9[20]} {wk9[21]} {wk9[22]} {wk9[23]} {wk9[24]} {wk9[25]} {wk9[26]} {wk9[27]} {wk9[28]} {wk9[29]} {wk9[30]} {wk9[31]} {wk9[32]} {wk9[33]} {wk9[34]} {wk9[35]} {wk9[36]} {wk9[37]} {wk9[38]} {wk9[39]} {wk9[40]} {wk9[41]} {wk9[42]} {wk9[43]} {wk9[44]} {wk9[45]} {wk9[46]} {wk9[47]} {wk9[48]} {wk9[49]} {wk9[50]} {wk9[51]} {wk9[52]} {wk9[53]} {wk9[54]} {wk9[55]} {wk9[56]} {wk9[57]} {wk9[58]} {wk9[59]} {wk9[60]} {wk9[61]} {wk9[62]} {wk9[63]} {wk9[64]} {wk9[65]} {wk9[66]} {wk9[67]} {wk9[68]} {wk9[69]} {wk9[70]} {wk9[71]} {wk9[72]} {wk9[73]} {wk9[74]} {wk9[75]} {wk9[76]} {wk9[77]} {wk9[78]} {wk9[79]} {wk9[80]} {wk9[81]} {wk9[82]} {wk9[83]} {wk9[84]} {wk9[85]} {wk9[86]} {wk9[87]} {wk9[88]} {wk9[89]} {wk9[90]} {wk9[91]} {wk9[92]} {wk9[93]} {wk9[94]} {wk9[95]} {wk9[96]} {wk9[97]} {wk9[98]} {wk9[99]} {wk9[100]} {wk9[101]} {wk9[102]} {wk9[103]} {wk9[104]} {wk9[105]} {wk9[106]} {wk9[107]} {wk9[108]} {wk9[109]} {wk9[110]} {wk9[111]} {wk9[112]} {wk9[113]} {wk9[114]} {wk9[115]} {wk9[116]} {wk9[117]} {wk9[118]} {wk9[119]} {wk9[120]} {wk9[121]} {wk9[122]} {wk9[123]} {wk9[124]} {wk9[125]} {wk9[126]} {wk9[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {wk3[0]} {wk3[1]} {wk3[2]} {wk3[3]} {wk3[4]} {wk3[5]} {wk3[6]} {wk3[7]} {wk3[8]} {wk3[9]} {wk3[10]} {wk3[11]} {wk3[12]} {wk3[13]} {wk3[14]} {wk3[15]} {wk3[16]} {wk3[17]} {wk3[18]} {wk3[19]} {wk3[20]} {wk3[21]} {wk3[22]} {wk3[23]} {wk3[24]} {wk3[25]} {wk3[26]} {wk3[27]} {wk3[28]} {wk3[29]} {wk3[30]} {wk3[31]} {wk3[32]} {wk3[33]} {wk3[34]} {wk3[35]} {wk3[36]} {wk3[37]} {wk3[38]} {wk3[39]} {wk3[40]} {wk3[41]} {wk3[42]} {wk3[43]} {wk3[44]} {wk3[45]} {wk3[46]} {wk3[47]} {wk3[48]} {wk3[49]} {wk3[50]} {wk3[51]} {wk3[52]} {wk3[53]} {wk3[54]} {wk3[55]} {wk3[56]} {wk3[57]} {wk3[58]} {wk3[59]} {wk3[60]} {wk3[61]} {wk3[62]} {wk3[63]} {wk3[64]} {wk3[65]} {wk3[66]} {wk3[67]} {wk3[68]} {wk3[69]} {wk3[70]} {wk3[71]} {wk3[72]} {wk3[73]} {wk3[74]} {wk3[75]} {wk3[76]} {wk3[77]} {wk3[78]} {wk3[79]} {wk3[80]} {wk3[81]} {wk3[82]} {wk3[83]} {wk3[84]} {wk3[85]} {wk3[86]} {wk3[87]} {wk3[88]} {wk3[89]} {wk3[90]} {wk3[91]} {wk3[92]} {wk3[93]} {wk3[94]} {wk3[95]} {wk3[96]} {wk3[97]} {wk3[98]} {wk3[99]} {wk3[100]} {wk3[101]} {wk3[102]} {wk3[103]} {wk3[104]} {wk3[105]} {wk3[106]} {wk3[107]} {wk3[108]} {wk3[109]} {wk3[110]} {wk3[111]} {wk3[112]} {wk3[113]} {wk3[114]} {wk3[115]} {wk3[116]} {wk3[117]} {wk3[118]} {wk3[119]} {wk3[120]} {wk3[121]} {wk3[122]} {wk3[123]} {wk3[124]} {wk3[125]} {wk3[126]} {wk3[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {wk5[0]} {wk5[1]} {wk5[2]} {wk5[3]} {wk5[4]} {wk5[5]} {wk5[6]} {wk5[7]} {wk5[8]} {wk5[9]} {wk5[10]} {wk5[11]} {wk5[12]} {wk5[13]} {wk5[14]} {wk5[15]} {wk5[16]} {wk5[17]} {wk5[18]} {wk5[19]} {wk5[20]} {wk5[21]} {wk5[22]} {wk5[23]} {wk5[24]} {wk5[25]} {wk5[26]} {wk5[27]} {wk5[28]} {wk5[29]} {wk5[30]} {wk5[31]} {wk5[32]} {wk5[33]} {wk5[34]} {wk5[35]} {wk5[36]} {wk5[37]} {wk5[38]} {wk5[39]} {wk5[40]} {wk5[41]} {wk5[42]} {wk5[43]} {wk5[44]} {wk5[45]} {wk5[46]} {wk5[47]} {wk5[48]} {wk5[49]} {wk5[50]} {wk5[51]} {wk5[52]} {wk5[53]} {wk5[54]} {wk5[55]} {wk5[56]} {wk5[57]} {wk5[58]} {wk5[59]} {wk5[60]} {wk5[61]} {wk5[62]} {wk5[63]} {wk5[64]} {wk5[65]} {wk5[66]} {wk5[67]} {wk5[68]} {wk5[69]} {wk5[70]} {wk5[71]} {wk5[72]} {wk5[73]} {wk5[74]} {wk5[75]} {wk5[76]} {wk5[77]} {wk5[78]} {wk5[79]} {wk5[80]} {wk5[81]} {wk5[82]} {wk5[83]} {wk5[84]} {wk5[85]} {wk5[86]} {wk5[87]} {wk5[88]} {wk5[89]} {wk5[90]} {wk5[91]} {wk5[92]} {wk5[93]} {wk5[94]} {wk5[95]} {wk5[96]} {wk5[97]} {wk5[98]} {wk5[99]} {wk5[100]} {wk5[101]} {wk5[102]} {wk5[103]} {wk5[104]} {wk5[105]} {wk5[106]} {wk5[107]} {wk5[108]} {wk5[109]} {wk5[110]} {wk5[111]} {wk5[112]} {wk5[113]} {wk5[114]} {wk5[115]} {wk5[116]} {wk5[117]} {wk5[118]} {wk5[119]} {wk5[120]} {wk5[121]} {wk5[122]} {wk5[123]} {wk5[124]} {wk5[125]} {wk5[126]} {wk5[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {wk4[0]} {wk4[1]} {wk4[2]} {wk4[3]} {wk4[4]} {wk4[5]} {wk4[6]} {wk4[7]} {wk4[8]} {wk4[9]} {wk4[10]} {wk4[11]} {wk4[12]} {wk4[13]} {wk4[14]} {wk4[15]} {wk4[16]} {wk4[17]} {wk4[18]} {wk4[19]} {wk4[20]} {wk4[21]} {wk4[22]} {wk4[23]} {wk4[24]} {wk4[25]} {wk4[26]} {wk4[27]} {wk4[28]} {wk4[29]} {wk4[30]} {wk4[31]} {wk4[32]} {wk4[33]} {wk4[34]} {wk4[35]} {wk4[36]} {wk4[37]} {wk4[38]} {wk4[39]} {wk4[40]} {wk4[41]} {wk4[42]} {wk4[43]} {wk4[44]} {wk4[45]} {wk4[46]} {wk4[47]} {wk4[48]} {wk4[49]} {wk4[50]} {wk4[51]} {wk4[52]} {wk4[53]} {wk4[54]} {wk4[55]} {wk4[56]} {wk4[57]} {wk4[58]} {wk4[59]} {wk4[60]} {wk4[61]} {wk4[62]} {wk4[63]} {wk4[64]} {wk4[65]} {wk4[66]} {wk4[67]} {wk4[68]} {wk4[69]} {wk4[70]} {wk4[71]} {wk4[72]} {wk4[73]} {wk4[74]} {wk4[75]} {wk4[76]} {wk4[77]} {wk4[78]} {wk4[79]} {wk4[80]} {wk4[81]} {wk4[82]} {wk4[83]} {wk4[84]} {wk4[85]} {wk4[86]} {wk4[87]} {wk4[88]} {wk4[89]} {wk4[90]} {wk4[91]} {wk4[92]} {wk4[93]} {wk4[94]} {wk4[95]} {wk4[96]} {wk4[97]} {wk4[98]} {wk4[99]} {wk4[100]} {wk4[101]} {wk4[102]} {wk4[103]} {wk4[104]} {wk4[105]} {wk4[106]} {wk4[107]} {wk4[108]} {wk4[109]} {wk4[110]} {wk4[111]} {wk4[112]} {wk4[113]} {wk4[114]} {wk4[115]} {wk4[116]} {wk4[117]} {wk4[118]} {wk4[119]} {wk4[120]} {wk4[121]} {wk4[122]} {wk4[123]} {wk4[124]} {wk4[125]} {wk4[126]} {wk4[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list key_done_wire ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list CLK100MHZ_IBUF_BUFG ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {aes_key_in_reg[0]} {aes_key_in_reg[1]} {aes_key_in_reg[2]} {aes_key_in_reg[3]} {aes_key_in_reg[4]} {aes_key_in_reg[5]} {aes_key_in_reg[6]} {aes_key_in_reg[7]} {aes_key_in_reg[8]} {aes_key_in_reg[9]} {aes_key_in_reg[10]} {aes_key_in_reg[11]} {aes_key_in_reg[12]} {aes_key_in_reg[13]} {aes_key_in_reg[14]} {aes_key_in_reg[15]} {aes_key_in_reg[16]} {aes_key_in_reg[17]} {aes_key_in_reg[18]} {aes_key_in_reg[19]} {aes_key_in_reg[20]} {aes_key_in_reg[21]} {aes_key_in_reg[22]} {aes_key_in_reg[23]} {aes_key_in_reg[24]} {aes_key_in_reg[25]} {aes_key_in_reg[26]} {aes_key_in_reg[27]} {aes_key_in_reg[28]} {aes_key_in_reg[29]} {aes_key_in_reg[30]} {aes_key_in_reg[31]} {aes_key_in_reg[32]} {aes_key_in_reg[33]} {aes_key_in_reg[34]} {aes_key_in_reg[35]} {aes_key_in_reg[36]} {aes_key_in_reg[37]} {aes_key_in_reg[38]} {aes_key_in_reg[39]} {aes_key_in_reg[40]} {aes_key_in_reg[41]} {aes_key_in_reg[42]} {aes_key_in_reg[43]} {aes_key_in_reg[44]} {aes_key_in_reg[45]} {aes_key_in_reg[46]} {aes_key_in_reg[47]} {aes_key_in_reg[48]} {aes_key_in_reg[49]} {aes_key_in_reg[50]} {aes_key_in_reg[51]} {aes_key_in_reg[52]} {aes_key_in_reg[53]} {aes_key_in_reg[54]} {aes_key_in_reg[55]} {aes_key_in_reg[56]} {aes_key_in_reg[57]} {aes_key_in_reg[58]} {aes_key_in_reg[59]} {aes_key_in_reg[60]} {aes_key_in_reg[61]} {aes_key_in_reg[62]} {aes_key_in_reg[63]} {aes_key_in_reg[64]} {aes_key_in_reg[65]} {aes_key_in_reg[66]} {aes_key_in_reg[67]} {aes_key_in_reg[68]} {aes_key_in_reg[69]} {aes_key_in_reg[70]} {aes_key_in_reg[71]} {aes_key_in_reg[72]} {aes_key_in_reg[73]} {aes_key_in_reg[74]} {aes_key_in_reg[75]} {aes_key_in_reg[76]} {aes_key_in_reg[77]} {aes_key_in_reg[78]} {aes_key_in_reg[79]} {aes_key_in_reg[80]} {aes_key_in_reg[81]} {aes_key_in_reg[82]} {aes_key_in_reg[83]} {aes_key_in_reg[84]} {aes_key_in_reg[85]} {aes_key_in_reg[86]} {aes_key_in_reg[87]} {aes_key_in_reg[88]} {aes_key_in_reg[89]} {aes_key_in_reg[90]} {aes_key_in_reg[91]} {aes_key_in_reg[92]} {aes_key_in_reg[93]} {aes_key_in_reg[94]} {aes_key_in_reg[95]} {aes_key_in_reg[96]} {aes_key_in_reg[97]} {aes_key_in_reg[98]} {aes_key_in_reg[99]} {aes_key_in_reg[100]} {aes_key_in_reg[101]} {aes_key_in_reg[102]} {aes_key_in_reg[103]} {aes_key_in_reg[104]} {aes_key_in_reg[105]} {aes_key_in_reg[106]} {aes_key_in_reg[107]} {aes_key_in_reg[108]} {aes_key_in_reg[109]} {aes_key_in_reg[110]} {aes_key_in_reg[111]} {aes_key_in_reg[112]} {aes_key_in_reg[113]} {aes_key_in_reg[114]} {aes_key_in_reg[115]} {aes_key_in_reg[116]} {aes_key_in_reg[117]} {aes_key_in_reg[118]} {aes_key_in_reg[119]} {aes_key_in_reg[120]} {aes_key_in_reg[121]} {aes_key_in_reg[122]} {aes_key_in_reg[123]} {aes_key_in_reg[124]} {aes_key_in_reg[125]} {aes_key_in_reg[126]} {aes_key_in_reg[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {state[0]} {state[1]} {state[2]} {state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {wk0[0]} {wk0[1]} {wk0[2]} {wk0[3]} {wk0[4]} {wk0[5]} {wk0[6]} {wk0[7]} {wk0[8]} {wk0[9]} {wk0[10]} {wk0[11]} {wk0[12]} {wk0[13]} {wk0[14]} {wk0[15]} {wk0[16]} {wk0[17]} {wk0[18]} {wk0[19]} {wk0[20]} {wk0[21]} {wk0[22]} {wk0[23]} {wk0[24]} {wk0[25]} {wk0[26]} {wk0[27]} {wk0[28]} {wk0[29]} {wk0[30]} {wk0[31]} {wk0[32]} {wk0[33]} {wk0[34]} {wk0[35]} {wk0[36]} {wk0[37]} {wk0[38]} {wk0[39]} {wk0[40]} {wk0[41]} {wk0[42]} {wk0[43]} {wk0[44]} {wk0[45]} {wk0[46]} {wk0[47]} {wk0[48]} {wk0[49]} {wk0[50]} {wk0[51]} {wk0[52]} {wk0[53]} {wk0[54]} {wk0[55]} {wk0[56]} {wk0[57]} {wk0[58]} {wk0[59]} {wk0[60]} {wk0[61]} {wk0[62]} {wk0[63]} {wk0[64]} {wk0[65]} {wk0[66]} {wk0[67]} {wk0[68]} {wk0[69]} {wk0[70]} {wk0[71]} {wk0[72]} {wk0[73]} {wk0[74]} {wk0[75]} {wk0[76]} {wk0[77]} {wk0[78]} {wk0[79]} {wk0[80]} {wk0[81]} {wk0[82]} {wk0[83]} {wk0[84]} {wk0[85]} {wk0[86]} {wk0[87]} {wk0[88]} {wk0[89]} {wk0[90]} {wk0[91]} {wk0[92]} {wk0[93]} {wk0[94]} {wk0[95]} {wk0[96]} {wk0[97]} {wk0[98]} {wk0[99]} {wk0[100]} {wk0[101]} {wk0[102]} {wk0[103]} {wk0[104]} {wk0[105]} {wk0[106]} {wk0[107]} {wk0[108]} {wk0[109]} {wk0[110]} {wk0[111]} {wk0[112]} {wk0[113]} {wk0[114]} {wk0[115]} {wk0[116]} {wk0[117]} {wk0[118]} {wk0[119]} {wk0[120]} {wk0[121]} {wk0[122]} {wk0[123]} {wk0[124]} {wk0[125]} {wk0[126]} {wk0[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {wk1[0]} {wk1[1]} {wk1[2]} {wk1[3]} {wk1[4]} {wk1[5]} {wk1[6]} {wk1[7]} {wk1[8]} {wk1[9]} {wk1[10]} {wk1[11]} {wk1[12]} {wk1[13]} {wk1[14]} {wk1[15]} {wk1[16]} {wk1[17]} {wk1[18]} {wk1[19]} {wk1[20]} {wk1[21]} {wk1[22]} {wk1[23]} {wk1[24]} {wk1[25]} {wk1[26]} {wk1[27]} {wk1[28]} {wk1[29]} {wk1[30]} {wk1[31]} {wk1[32]} {wk1[33]} {wk1[34]} {wk1[35]} {wk1[36]} {wk1[37]} {wk1[38]} {wk1[39]} {wk1[40]} {wk1[41]} {wk1[42]} {wk1[43]} {wk1[44]} {wk1[45]} {wk1[46]} {wk1[47]} {wk1[48]} {wk1[49]} {wk1[50]} {wk1[51]} {wk1[52]} {wk1[53]} {wk1[54]} {wk1[55]} {wk1[56]} {wk1[57]} {wk1[58]} {wk1[59]} {wk1[60]} {wk1[61]} {wk1[62]} {wk1[63]} {wk1[64]} {wk1[65]} {wk1[66]} {wk1[67]} {wk1[68]} {wk1[69]} {wk1[70]} {wk1[71]} {wk1[72]} {wk1[73]} {wk1[74]} {wk1[75]} {wk1[76]} {wk1[77]} {wk1[78]} {wk1[79]} {wk1[80]} {wk1[81]} {wk1[82]} {wk1[83]} {wk1[84]} {wk1[85]} {wk1[86]} {wk1[87]} {wk1[88]} {wk1[89]} {wk1[90]} {wk1[91]} {wk1[92]} {wk1[93]} {wk1[94]} {wk1[95]} {wk1[96]} {wk1[97]} {wk1[98]} {wk1[99]} {wk1[100]} {wk1[101]} {wk1[102]} {wk1[103]} {wk1[104]} {wk1[105]} {wk1[106]} {wk1[107]} {wk1[108]} {wk1[109]} {wk1[110]} {wk1[111]} {wk1[112]} {wk1[113]} {wk1[114]} {wk1[115]} {wk1[116]} {wk1[117]} {wk1[118]} {wk1[119]} {wk1[120]} {wk1[121]} {wk1[122]} {wk1[123]} {wk1[124]} {wk1[125]} {wk1[126]} {wk1[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {wk10[0]} {wk10[1]} {wk10[2]} {wk10[3]} {wk10[4]} {wk10[5]} {wk10[6]} {wk10[7]} {wk10[8]} {wk10[9]} {wk10[10]} {wk10[11]} {wk10[12]} {wk10[13]} {wk10[14]} {wk10[15]} {wk10[16]} {wk10[17]} {wk10[18]} {wk10[19]} {wk10[20]} {wk10[21]} {wk10[22]} {wk10[23]} {wk10[24]} {wk10[25]} {wk10[26]} {wk10[27]} {wk10[28]} {wk10[29]} {wk10[30]} {wk10[31]} {wk10[32]} {wk10[33]} {wk10[34]} {wk10[35]} {wk10[36]} {wk10[37]} {wk10[38]} {wk10[39]} {wk10[40]} {wk10[41]} {wk10[42]} {wk10[43]} {wk10[44]} {wk10[45]} {wk10[46]} {wk10[47]} {wk10[48]} {wk10[49]} {wk10[50]} {wk10[51]} {wk10[52]} {wk10[53]} {wk10[54]} {wk10[55]} {wk10[56]} {wk10[57]} {wk10[58]} {wk10[59]} {wk10[60]} {wk10[61]} {wk10[62]} {wk10[63]} {wk10[64]} {wk10[65]} {wk10[66]} {wk10[67]} {wk10[68]} {wk10[69]} {wk10[70]} {wk10[71]} {wk10[72]} {wk10[73]} {wk10[74]} {wk10[75]} {wk10[76]} {wk10[77]} {wk10[78]} {wk10[79]} {wk10[80]} {wk10[81]} {wk10[82]} {wk10[83]} {wk10[84]} {wk10[85]} {wk10[86]} {wk10[87]} {wk10[88]} {wk10[89]} {wk10[90]} {wk10[91]} {wk10[92]} {wk10[93]} {wk10[94]} {wk10[95]} {wk10[96]} {wk10[97]} {wk10[98]} {wk10[99]} {wk10[100]} {wk10[101]} {wk10[102]} {wk10[103]} {wk10[104]} {wk10[105]} {wk10[106]} {wk10[107]} {wk10[108]} {wk10[109]} {wk10[110]} {wk10[111]} {wk10[112]} {wk10[113]} {wk10[114]} {wk10[115]} {wk10[116]} {wk10[117]} {wk10[118]} {wk10[119]} {wk10[120]} {wk10[121]} {wk10[122]} {wk10[123]} {wk10[124]} {wk10[125]} {wk10[126]} {wk10[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {wk3[0]} {wk3[1]} {wk3[2]} {wk3[3]} {wk3[4]} {wk3[5]} {wk3[6]} {wk3[7]} {wk3[8]} {wk3[9]} {wk3[10]} {wk3[11]} {wk3[12]} {wk3[13]} {wk3[14]} {wk3[15]} {wk3[16]} {wk3[17]} {wk3[18]} {wk3[19]} {wk3[20]} {wk3[21]} {wk3[22]} {wk3[23]} {wk3[24]} {wk3[25]} {wk3[26]} {wk3[27]} {wk3[28]} {wk3[29]} {wk3[30]} {wk3[31]} {wk3[32]} {wk3[33]} {wk3[34]} {wk3[35]} {wk3[36]} {wk3[37]} {wk3[38]} {wk3[39]} {wk3[40]} {wk3[41]} {wk3[42]} {wk3[43]} {wk3[44]} {wk3[45]} {wk3[46]} {wk3[47]} {wk3[48]} {wk3[49]} {wk3[50]} {wk3[51]} {wk3[52]} {wk3[53]} {wk3[54]} {wk3[55]} {wk3[56]} {wk3[57]} {wk3[58]} {wk3[59]} {wk3[60]} {wk3[61]} {wk3[62]} {wk3[63]} {wk3[64]} {wk3[65]} {wk3[66]} {wk3[67]} {wk3[68]} {wk3[69]} {wk3[70]} {wk3[71]} {wk3[72]} {wk3[73]} {wk3[74]} {wk3[75]} {wk3[76]} {wk3[77]} {wk3[78]} {wk3[79]} {wk3[80]} {wk3[81]} {wk3[82]} {wk3[83]} {wk3[84]} {wk3[85]} {wk3[86]} {wk3[87]} {wk3[88]} {wk3[89]} {wk3[90]} {wk3[91]} {wk3[92]} {wk3[93]} {wk3[94]} {wk3[95]} {wk3[96]} {wk3[97]} {wk3[98]} {wk3[99]} {wk3[100]} {wk3[101]} {wk3[102]} {wk3[103]} {wk3[104]} {wk3[105]} {wk3[106]} {wk3[107]} {wk3[108]} {wk3[109]} {wk3[110]} {wk3[111]} {wk3[112]} {wk3[113]} {wk3[114]} {wk3[115]} {wk3[116]} {wk3[117]} {wk3[118]} {wk3[119]} {wk3[120]} {wk3[121]} {wk3[122]} {wk3[123]} {wk3[124]} {wk3[125]} {wk3[126]} {wk3[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {wk2[0]} {wk2[1]} {wk2[2]} {wk2[3]} {wk2[4]} {wk2[5]} {wk2[6]} {wk2[7]} {wk2[8]} {wk2[9]} {wk2[10]} {wk2[11]} {wk2[12]} {wk2[13]} {wk2[14]} {wk2[15]} {wk2[16]} {wk2[17]} {wk2[18]} {wk2[19]} {wk2[20]} {wk2[21]} {wk2[22]} {wk2[23]} {wk2[24]} {wk2[25]} {wk2[26]} {wk2[27]} {wk2[28]} {wk2[29]} {wk2[30]} {wk2[31]} {wk2[32]} {wk2[33]} {wk2[34]} {wk2[35]} {wk2[36]} {wk2[37]} {wk2[38]} {wk2[39]} {wk2[40]} {wk2[41]} {wk2[42]} {wk2[43]} {wk2[44]} {wk2[45]} {wk2[46]} {wk2[47]} {wk2[48]} {wk2[49]} {wk2[50]} {wk2[51]} {wk2[52]} {wk2[53]} {wk2[54]} {wk2[55]} {wk2[56]} {wk2[57]} {wk2[58]} {wk2[59]} {wk2[60]} {wk2[61]} {wk2[62]} {wk2[63]} {wk2[64]} {wk2[65]} {wk2[66]} {wk2[67]} {wk2[68]} {wk2[69]} {wk2[70]} {wk2[71]} {wk2[72]} {wk2[73]} {wk2[74]} {wk2[75]} {wk2[76]} {wk2[77]} {wk2[78]} {wk2[79]} {wk2[80]} {wk2[81]} {wk2[82]} {wk2[83]} {wk2[84]} {wk2[85]} {wk2[86]} {wk2[87]} {wk2[88]} {wk2[89]} {wk2[90]} {wk2[91]} {wk2[92]} {wk2[93]} {wk2[94]} {wk2[95]} {wk2[96]} {wk2[97]} {wk2[98]} {wk2[99]} {wk2[100]} {wk2[101]} {wk2[102]} {wk2[103]} {wk2[104]} {wk2[105]} {wk2[106]} {wk2[107]} {wk2[108]} {wk2[109]} {wk2[110]} {wk2[111]} {wk2[112]} {wk2[113]} {wk2[114]} {wk2[115]} {wk2[116]} {wk2[117]} {wk2[118]} {wk2[119]} {wk2[120]} {wk2[121]} {wk2[122]} {wk2[123]} {wk2[124]} {wk2[125]} {wk2[126]} {wk2[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {wk7[0]} {wk7[1]} {wk7[2]} {wk7[3]} {wk7[4]} {wk7[5]} {wk7[6]} {wk7[7]} {wk7[8]} {wk7[9]} {wk7[10]} {wk7[11]} {wk7[12]} {wk7[13]} {wk7[14]} {wk7[15]} {wk7[16]} {wk7[17]} {wk7[18]} {wk7[19]} {wk7[20]} {wk7[21]} {wk7[22]} {wk7[23]} {wk7[24]} {wk7[25]} {wk7[26]} {wk7[27]} {wk7[28]} {wk7[29]} {wk7[30]} {wk7[31]} {wk7[32]} {wk7[33]} {wk7[34]} {wk7[35]} {wk7[36]} {wk7[37]} {wk7[38]} {wk7[39]} {wk7[40]} {wk7[41]} {wk7[42]} {wk7[43]} {wk7[44]} {wk7[45]} {wk7[46]} {wk7[47]} {wk7[48]} {wk7[49]} {wk7[50]} {wk7[51]} {wk7[52]} {wk7[53]} {wk7[54]} {wk7[55]} {wk7[56]} {wk7[57]} {wk7[58]} {wk7[59]} {wk7[60]} {wk7[61]} {wk7[62]} {wk7[63]} {wk7[64]} {wk7[65]} {wk7[66]} {wk7[67]} {wk7[68]} {wk7[69]} {wk7[70]} {wk7[71]} {wk7[72]} {wk7[73]} {wk7[74]} {wk7[75]} {wk7[76]} {wk7[77]} {wk7[78]} {wk7[79]} {wk7[80]} {wk7[81]} {wk7[82]} {wk7[83]} {wk7[84]} {wk7[85]} {wk7[86]} {wk7[87]} {wk7[88]} {wk7[89]} {wk7[90]} {wk7[91]} {wk7[92]} {wk7[93]} {wk7[94]} {wk7[95]} {wk7[96]} {wk7[97]} {wk7[98]} {wk7[99]} {wk7[100]} {wk7[101]} {wk7[102]} {wk7[103]} {wk7[104]} {wk7[105]} {wk7[106]} {wk7[107]} {wk7[108]} {wk7[109]} {wk7[110]} {wk7[111]} {wk7[112]} {wk7[113]} {wk7[114]} {wk7[115]} {wk7[116]} {wk7[117]} {wk7[118]} {wk7[119]} {wk7[120]} {wk7[121]} {wk7[122]} {wk7[123]} {wk7[124]} {wk7[125]} {wk7[126]} {wk7[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {wk4[0]} {wk4[1]} {wk4[2]} {wk4[3]} {wk4[4]} {wk4[5]} {wk4[6]} {wk4[7]} {wk4[8]} {wk4[9]} {wk4[10]} {wk4[11]} {wk4[12]} {wk4[13]} {wk4[14]} {wk4[15]} {wk4[16]} {wk4[17]} {wk4[18]} {wk4[19]} {wk4[20]} {wk4[21]} {wk4[22]} {wk4[23]} {wk4[24]} {wk4[25]} {wk4[26]} {wk4[27]} {wk4[28]} {wk4[29]} {wk4[30]} {wk4[31]} {wk4[32]} {wk4[33]} {wk4[34]} {wk4[35]} {wk4[36]} {wk4[37]} {wk4[38]} {wk4[39]} {wk4[40]} {wk4[41]} {wk4[42]} {wk4[43]} {wk4[44]} {wk4[45]} {wk4[46]} {wk4[47]} {wk4[48]} {wk4[49]} {wk4[50]} {wk4[51]} {wk4[52]} {wk4[53]} {wk4[54]} {wk4[55]} {wk4[56]} {wk4[57]} {wk4[58]} {wk4[59]} {wk4[60]} {wk4[61]} {wk4[62]} {wk4[63]} {wk4[64]} {wk4[65]} {wk4[66]} {wk4[67]} {wk4[68]} {wk4[69]} {wk4[70]} {wk4[71]} {wk4[72]} {wk4[73]} {wk4[74]} {wk4[75]} {wk4[76]} {wk4[77]} {wk4[78]} {wk4[79]} {wk4[80]} {wk4[81]} {wk4[82]} {wk4[83]} {wk4[84]} {wk4[85]} {wk4[86]} {wk4[87]} {wk4[88]} {wk4[89]} {wk4[90]} {wk4[91]} {wk4[92]} {wk4[93]} {wk4[94]} {wk4[95]} {wk4[96]} {wk4[97]} {wk4[98]} {wk4[99]} {wk4[100]} {wk4[101]} {wk4[102]} {wk4[103]} {wk4[104]} {wk4[105]} {wk4[106]} {wk4[107]} {wk4[108]} {wk4[109]} {wk4[110]} {wk4[111]} {wk4[112]} {wk4[113]} {wk4[114]} {wk4[115]} {wk4[116]} {wk4[117]} {wk4[118]} {wk4[119]} {wk4[120]} {wk4[121]} {wk4[122]} {wk4[123]} {wk4[124]} {wk4[125]} {wk4[126]} {wk4[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {wk8[0]} {wk8[1]} {wk8[2]} {wk8[3]} {wk8[4]} {wk8[5]} {wk8[6]} {wk8[7]} {wk8[8]} {wk8[9]} {wk8[10]} {wk8[11]} {wk8[12]} {wk8[13]} {wk8[14]} {wk8[15]} {wk8[16]} {wk8[17]} {wk8[18]} {wk8[19]} {wk8[20]} {wk8[21]} {wk8[22]} {wk8[23]} {wk8[24]} {wk8[25]} {wk8[26]} {wk8[27]} {wk8[28]} {wk8[29]} {wk8[30]} {wk8[31]} {wk8[32]} {wk8[33]} {wk8[34]} {wk8[35]} {wk8[36]} {wk8[37]} {wk8[38]} {wk8[39]} {wk8[40]} {wk8[41]} {wk8[42]} {wk8[43]} {wk8[44]} {wk8[45]} {wk8[46]} {wk8[47]} {wk8[48]} {wk8[49]} {wk8[50]} {wk8[51]} {wk8[52]} {wk8[53]} {wk8[54]} {wk8[55]} {wk8[56]} {wk8[57]} {wk8[58]} {wk8[59]} {wk8[60]} {wk8[61]} {wk8[62]} {wk8[63]} {wk8[64]} {wk8[65]} {wk8[66]} {wk8[67]} {wk8[68]} {wk8[69]} {wk8[70]} {wk8[71]} {wk8[72]} {wk8[73]} {wk8[74]} {wk8[75]} {wk8[76]} {wk8[77]} {wk8[78]} {wk8[79]} {wk8[80]} {wk8[81]} {wk8[82]} {wk8[83]} {wk8[84]} {wk8[85]} {wk8[86]} {wk8[87]} {wk8[88]} {wk8[89]} {wk8[90]} {wk8[91]} {wk8[92]} {wk8[93]} {wk8[94]} {wk8[95]} {wk8[96]} {wk8[97]} {wk8[98]} {wk8[99]} {wk8[100]} {wk8[101]} {wk8[102]} {wk8[103]} {wk8[104]} {wk8[105]} {wk8[106]} {wk8[107]} {wk8[108]} {wk8[109]} {wk8[110]} {wk8[111]} {wk8[112]} {wk8[113]} {wk8[114]} {wk8[115]} {wk8[116]} {wk8[117]} {wk8[118]} {wk8[119]} {wk8[120]} {wk8[121]} {wk8[122]} {wk8[123]} {wk8[124]} {wk8[125]} {wk8[126]} {wk8[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {wk9[0]} {wk9[1]} {wk9[2]} {wk9[3]} {wk9[4]} {wk9[5]} {wk9[6]} {wk9[7]} {wk9[8]} {wk9[9]} {wk9[10]} {wk9[11]} {wk9[12]} {wk9[13]} {wk9[14]} {wk9[15]} {wk9[16]} {wk9[17]} {wk9[18]} {wk9[19]} {wk9[20]} {wk9[21]} {wk9[22]} {wk9[23]} {wk9[24]} {wk9[25]} {wk9[26]} {wk9[27]} {wk9[28]} {wk9[29]} {wk9[30]} {wk9[31]} {wk9[32]} {wk9[33]} {wk9[34]} {wk9[35]} {wk9[36]} {wk9[37]} {wk9[38]} {wk9[39]} {wk9[40]} {wk9[41]} {wk9[42]} {wk9[43]} {wk9[44]} {wk9[45]} {wk9[46]} {wk9[47]} {wk9[48]} {wk9[49]} {wk9[50]} {wk9[51]} {wk9[52]} {wk9[53]} {wk9[54]} {wk9[55]} {wk9[56]} {wk9[57]} {wk9[58]} {wk9[59]} {wk9[60]} {wk9[61]} {wk9[62]} {wk9[63]} {wk9[64]} {wk9[65]} {wk9[66]} {wk9[67]} {wk9[68]} {wk9[69]} {wk9[70]} {wk9[71]} {wk9[72]} {wk9[73]} {wk9[74]} {wk9[75]} {wk9[76]} {wk9[77]} {wk9[78]} {wk9[79]} {wk9[80]} {wk9[81]} {wk9[82]} {wk9[83]} {wk9[84]} {wk9[85]} {wk9[86]} {wk9[87]} {wk9[88]} {wk9[89]} {wk9[90]} {wk9[91]} {wk9[92]} {wk9[93]} {wk9[94]} {wk9[95]} {wk9[96]} {wk9[97]} {wk9[98]} {wk9[99]} {wk9[100]} {wk9[101]} {wk9[102]} {wk9[103]} {wk9[104]} {wk9[105]} {wk9[106]} {wk9[107]} {wk9[108]} {wk9[109]} {wk9[110]} {wk9[111]} {wk9[112]} {wk9[113]} {wk9[114]} {wk9[115]} {wk9[116]} {wk9[117]} {wk9[118]} {wk9[119]} {wk9[120]} {wk9[121]} {wk9[122]} {wk9[123]} {wk9[124]} {wk9[125]} {wk9[126]} {wk9[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {wk6[0]} {wk6[1]} {wk6[2]} {wk6[3]} {wk6[4]} {wk6[5]} {wk6[6]} {wk6[7]} {wk6[8]} {wk6[9]} {wk6[10]} {wk6[11]} {wk6[12]} {wk6[13]} {wk6[14]} {wk6[15]} {wk6[16]} {wk6[17]} {wk6[18]} {wk6[19]} {wk6[20]} {wk6[21]} {wk6[22]} {wk6[23]} {wk6[24]} {wk6[25]} {wk6[26]} {wk6[27]} {wk6[28]} {wk6[29]} {wk6[30]} {wk6[31]} {wk6[32]} {wk6[33]} {wk6[34]} {wk6[35]} {wk6[36]} {wk6[37]} {wk6[38]} {wk6[39]} {wk6[40]} {wk6[41]} {wk6[42]} {wk6[43]} {wk6[44]} {wk6[45]} {wk6[46]} {wk6[47]} {wk6[48]} {wk6[49]} {wk6[50]} {wk6[51]} {wk6[52]} {wk6[53]} {wk6[54]} {wk6[55]} {wk6[56]} {wk6[57]} {wk6[58]} {wk6[59]} {wk6[60]} {wk6[61]} {wk6[62]} {wk6[63]} {wk6[64]} {wk6[65]} {wk6[66]} {wk6[67]} {wk6[68]} {wk6[69]} {wk6[70]} {wk6[71]} {wk6[72]} {wk6[73]} {wk6[74]} {wk6[75]} {wk6[76]} {wk6[77]} {wk6[78]} {wk6[79]} {wk6[80]} {wk6[81]} {wk6[82]} {wk6[83]} {wk6[84]} {wk6[85]} {wk6[86]} {wk6[87]} {wk6[88]} {wk6[89]} {wk6[90]} {wk6[91]} {wk6[92]} {wk6[93]} {wk6[94]} {wk6[95]} {wk6[96]} {wk6[97]} {wk6[98]} {wk6[99]} {wk6[100]} {wk6[101]} {wk6[102]} {wk6[103]} {wk6[104]} {wk6[105]} {wk6[106]} {wk6[107]} {wk6[108]} {wk6[109]} {wk6[110]} {wk6[111]} {wk6[112]} {wk6[113]} {wk6[114]} {wk6[115]} {wk6[116]} {wk6[117]} {wk6[118]} {wk6[119]} {wk6[120]} {wk6[121]} {wk6[122]} {wk6[123]} {wk6[124]} {wk6[125]} {wk6[126]} {wk6[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {wk5[0]} {wk5[1]} {wk5[2]} {wk5[3]} {wk5[4]} {wk5[5]} {wk5[6]} {wk5[7]} {wk5[8]} {wk5[9]} {wk5[10]} {wk5[11]} {wk5[12]} {wk5[13]} {wk5[14]} {wk5[15]} {wk5[16]} {wk5[17]} {wk5[18]} {wk5[19]} {wk5[20]} {wk5[21]} {wk5[22]} {wk5[23]} {wk5[24]} {wk5[25]} {wk5[26]} {wk5[27]} {wk5[28]} {wk5[29]} {wk5[30]} {wk5[31]} {wk5[32]} {wk5[33]} {wk5[34]} {wk5[35]} {wk5[36]} {wk5[37]} {wk5[38]} {wk5[39]} {wk5[40]} {wk5[41]} {wk5[42]} {wk5[43]} {wk5[44]} {wk5[45]} {wk5[46]} {wk5[47]} {wk5[48]} {wk5[49]} {wk5[50]} {wk5[51]} {wk5[52]} {wk5[53]} {wk5[54]} {wk5[55]} {wk5[56]} {wk5[57]} {wk5[58]} {wk5[59]} {wk5[60]} {wk5[61]} {wk5[62]} {wk5[63]} {wk5[64]} {wk5[65]} {wk5[66]} {wk5[67]} {wk5[68]} {wk5[69]} {wk5[70]} {wk5[71]} {wk5[72]} {wk5[73]} {wk5[74]} {wk5[75]} {wk5[76]} {wk5[77]} {wk5[78]} {wk5[79]} {wk5[80]} {wk5[81]} {wk5[82]} {wk5[83]} {wk5[84]} {wk5[85]} {wk5[86]} {wk5[87]} {wk5[88]} {wk5[89]} {wk5[90]} {wk5[91]} {wk5[92]} {wk5[93]} {wk5[94]} {wk5[95]} {wk5[96]} {wk5[97]} {wk5[98]} {wk5[99]} {wk5[100]} {wk5[101]} {wk5[102]} {wk5[103]} {wk5[104]} {wk5[105]} {wk5[106]} {wk5[107]} {wk5[108]} {wk5[109]} {wk5[110]} {wk5[111]} {wk5[112]} {wk5[113]} {wk5[114]} {wk5[115]} {wk5[116]} {wk5[117]} {wk5[118]} {wk5[119]} {wk5[120]} {wk5[121]} {wk5[122]} {wk5[123]} {wk5[124]} {wk5[125]} {wk5[126]} {wk5[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list key_done_wire ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {wk0} {wk1} {wk2} {wk3} {wk4} {wk5} {wk6} {wk7} {wk8} {wk9} {wk10} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {key_done_wire} }
save_wave_config {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1]
save_wave_config {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes key_done_wire -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {C:/Users/user/Desktop/AES-128_CTR_parallel_pipeline_ghash_core/AES-128_CTR/AES-128_CTR.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
