Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 20:31:12 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.599        0.000                      0                 1558        0.023        0.000                      0                 1558       54.305        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              85.599        0.000                      0                 1554        0.023        0.000                      0                 1554       54.305        0.000                       0                   577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.885        0.000                      0                    4        0.808        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       85.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.599ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.470ns  (logic 5.090ns (19.984%)  route 20.380ns (80.016%))
  Logic Levels:           23  (LUT4=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 116.015 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.839    28.169    sm/M_alum_out[0]
    SLICE_X61Y66         LUT5 (Prop_lut5_I2_O)        0.150    28.319 f  sm/D_states_q[4]_i_11/O
                         net (fo=1, routed)           0.672    28.991    sm/D_states_q[4]_i_11_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.326    29.317 f  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.835    30.153    sm/D_states_q[4]_i_3_n_0
    SLICE_X60Y68         LUT5 (Prop_lut5_I3_O)        0.124    30.277 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.331    30.608    sm/D_states_d__0[4]
    SLICE_X60Y67         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.500   116.015    sm/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   116.273    
                         clock uncertainty           -0.035   116.238    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.031   116.207    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.207    
                         arrival time                         -30.608    
  -------------------------------------------------------------------
                         slack                                 85.599    

Slack (MET) :             85.749ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.325ns  (logic 4.862ns (19.198%)  route 20.463ns (80.802%))
  Logic Levels:           23  (LUT4=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.708    28.038    sm/M_alum_out[0]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.124    28.162 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.575    28.737    sm/D_states_q[1]_i_13_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124    28.861 f  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           0.838    29.699    sm/D_states_q[1]_i_3_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    29.823 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.640    30.463    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.504   116.019    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   116.277    
                         clock uncertainty           -0.035   116.242    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)       -0.030   116.212    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.212    
                         arrival time                         -30.463    
  -------------------------------------------------------------------
                         slack                                 85.749    

Slack (MET) :             85.793ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.043ns  (logic 5.044ns (20.141%)  route 19.999ns (79.859%))
  Logic Levels:           24  (LUT4=2 LUT5=5 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.839    28.169    sm/M_alum_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.293 r  sm/D_states_q[0]_i_18/O
                         net (fo=1, routed)           0.433    28.726    sm/D_states_q[0]_i_18_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.850 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.000    28.850    sm/D_states_q[0]_i_6_n_0
    SLICE_X61Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    29.062 r  sm/D_states_q_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    29.062    sm/D_states_q_reg[0]_i_3_n_0
    SLICE_X61Y67         MUXF8 (Prop_muxf8_I1_O)      0.094    29.156 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           1.025    30.181    sm/D_states_d__0[0]
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.438   115.953    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.296   116.249    
                         clock uncertainty           -0.035   116.214    
    SLICE_X57Y63         FDSE (Setup_fdse_C_D)       -0.239   115.975    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        115.975    
                         arrival time                         -30.181    
  -------------------------------------------------------------------
                         slack                                 85.793    

Slack (MET) :             85.821ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.235ns  (logic 5.092ns (20.178%)  route 20.143ns (79.822%))
  Logic Levels:           23  (LUT3=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.365    27.695    sm/M_alum_out[0]
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.150    27.845 f  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.814    28.659    sm/D_states_q[3]_i_13_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.328    28.987 f  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.602    29.588    sm/D_states_q[3]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    29.712 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.661    30.373    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)       -0.047   116.194    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.194    
                         arrival time                         -30.373    
  -------------------------------------------------------------------
                         slack                                 85.821    

Slack (MET) :             85.968ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.854ns  (logic 5.044ns (20.294%)  route 19.810ns (79.706%))
  Logic Levels:           24  (LUT4=2 LUT5=5 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.839    28.169    sm/M_alum_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.293 r  sm/D_states_q[0]_i_18/O
                         net (fo=1, routed)           0.433    28.726    sm/D_states_q[0]_i_18_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.850 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.000    28.850    sm/D_states_q[0]_i_6_n_0
    SLICE_X61Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    29.062 r  sm/D_states_q_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    29.062    sm/D_states_q_reg[0]_i_3_n_0
    SLICE_X61Y67         MUXF8 (Prop_muxf8_I1_O)      0.094    29.156 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.836    29.992    sm/D_states_d__0[0]
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.438   115.953    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.296   116.249    
                         clock uncertainty           -0.035   116.214    
    SLICE_X57Y63         FDSE (Setup_fdse_C_D)       -0.254   115.960    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        115.960    
                         arrival time                         -29.992    
  -------------------------------------------------------------------
                         slack                                 85.968    

Slack (MET) :             85.977ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.854ns  (logic 5.044ns (20.294%)  route 19.810ns (79.706%))
  Logic Levels:           24  (LUT4=2 LUT5=5 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.839    28.169    sm/M_alum_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.293 r  sm/D_states_q[0]_i_18/O
                         net (fo=1, routed)           0.433    28.726    sm/D_states_q[0]_i_18_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.850 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.000    28.850    sm/D_states_q[0]_i_6_n_0
    SLICE_X61Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    29.062 r  sm/D_states_q_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    29.062    sm/D_states_q_reg[0]_i_3_n_0
    SLICE_X61Y67         MUXF8 (Prop_muxf8_I1_O)      0.094    29.156 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.836    29.992    sm/D_states_d__0[0]
    SLICE_X56Y63         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.438   115.953    sm/clk_IBUF_BUFG
    SLICE_X56Y63         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.274   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X56Y63         FDSE (Setup_fdse_C_D)       -0.223   115.969    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.969    
                         arrival time                         -29.992    
  -------------------------------------------------------------------
                         slack                                 85.977    

Slack (MET) :             86.007ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.297ns  (logic 4.997ns (20.566%)  route 19.300ns (79.434%))
  Logic Levels:           22  (LUT4=2 LUT5=6 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 115.989 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.584    27.914    sm/M_alum_out[0]
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.152    28.066 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.433    28.500    sm/brams/override_address[0]
    SLICE_X49Y65         LUT4 (Prop_lut4_I2_O)        0.355    28.855 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.581    29.435    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.473   115.989    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.246    
                         clock uncertainty           -0.035   116.211    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.442    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.442    
                         arrival time                         -29.435    
  -------------------------------------------------------------------
                         slack                                 86.007    

Slack (MET) :             86.037ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.036ns  (logic 4.862ns (19.420%)  route 20.174ns (80.580%))
  Logic Levels:           23  (LUT4=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.708    28.038    sm/M_alum_out[0]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.124    28.162 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.575    28.737    sm/D_states_q[1]_i_13_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124    28.861 f  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           0.857    29.718    sm/D_states_q[1]_i_3_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    29.842 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.332    30.174    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.504   116.019    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   116.277    
                         clock uncertainty           -0.035   116.242    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)       -0.031   116.211    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.211    
                         arrival time                         -30.174    
  -------------------------------------------------------------------
                         slack                                 86.037    

Slack (MET) :             86.071ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.951ns  (logic 5.092ns (20.408%)  route 19.859ns (79.592%))
  Logic Levels:           23  (LUT3=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.365    27.695    sm/M_alum_out[0]
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.150    27.845 f  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.814    28.659    sm/D_states_q[3]_i_13_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.328    28.987 f  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.599    29.585    sm/D_states_q[3]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    29.709 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    30.089    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)       -0.081   116.160    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                         -30.089    
  -------------------------------------------------------------------
                         slack                                 86.071    

Slack (MET) :             86.149ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.980ns  (logic 5.090ns (20.376%)  route 19.890ns (79.624%))
  Logic Levels:           23  (LUT4=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 116.016 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDSE (Prop_fdse_C_Q)         0.419     5.557 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         3.895     9.452    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.325     9.777 r  sm/D_registers_q[7][31]_i_56/O
                         net (fo=1, routed)           0.452    10.229    sm/D_registers_q[7][31]_i_56_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.328    10.557 r  sm/D_registers_q[7][31]_i_22/O
                         net (fo=2, routed)           0.945    11.502    sm/D_registers_q[7][31]_i_22_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.146    11.648 r  sm/ram_reg_i_106/O
                         net (fo=64, routed)          1.004    12.652    L_reg/M_sm_ra1[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.328    12.980 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.000    12.980    L_reg/ram_reg_i_86_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.197 f  L_reg/ram_reg_i_44/O
                         net (fo=24, routed)          2.309    15.506    sm/M_alum_a[0]
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.327    15.833 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.547    16.380    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326    16.706 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=4, routed)           0.642    17.349    sm/D_registers_q[7][5]_i_10_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.150    17.499 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.690    18.189    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.356    18.545 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.612    19.157    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.328    19.485 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.702    20.187    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.311 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.878    21.188    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.312 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.312    21.625    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.749 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.451    22.200    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.420    22.744    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.868 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.759    23.626    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.750 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.765    24.515    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.443    25.082    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    25.206 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    25.638    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.762 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.444    26.206    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.330 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.839    28.169    sm/M_alum_out[0]
    SLICE_X61Y66         LUT5 (Prop_lut5_I2_O)        0.150    28.319 f  sm/D_states_q[4]_i_11/O
                         net (fo=1, routed)           0.672    28.991    sm/D_states_q[4]_i_11_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.326    29.317 f  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.677    29.994    sm/D_states_q[4]_i_3_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I3_O)        0.124    30.118 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.118    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.501   116.016    sm/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   116.274    
                         clock uncertainty           -0.035   116.239    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)        0.029   116.268    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.268    
                         arrival time                         -30.118    
  -------------------------------------------------------------------
                         slack                                 86.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.873    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.873    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.873    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.873    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.840%)  route 0.239ns (65.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.894    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.840%)  route 0.239ns (65.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.894    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.840%)  route 0.239ns (65.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.894    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.840%)  route 0.239ns (65.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.894    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.985%)  route 0.314ns (69.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.314     1.984    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.542    
    SLICE_X64Y69         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.985%)  route 0.314ns (69.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.314     1.984    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y69         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.542    
    SLICE_X64Y69         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y70   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y73   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y73   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y76   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y73   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y75   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y75   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y69   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y69   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y69   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y69   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y70   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.885ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.842ns (17.588%)  route 3.945ns (82.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X62Y67         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDSE (Prop_fdse_C_Q)         0.419     5.620 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         1.832     7.452    sm/D_states_q[5]
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.751 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.203     8.954    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.078 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.910     9.988    fifo_reset_cond/AS[0]
    SLICE_X60Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X60Y69         FDPE (Recov_fdpe_C_PRE)     -0.361   115.874    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.874    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                105.885    

Slack (MET) :             105.885ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.842ns (17.588%)  route 3.945ns (82.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X62Y67         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDSE (Prop_fdse_C_Q)         0.419     5.620 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         1.832     7.452    sm/D_states_q[5]
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.751 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.203     8.954    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.078 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.910     9.988    fifo_reset_cond/AS[0]
    SLICE_X60Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X60Y69         FDPE (Recov_fdpe_C_PRE)     -0.361   115.874    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.874    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                105.885    

Slack (MET) :             105.885ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.842ns (17.588%)  route 3.945ns (82.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X62Y67         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDSE (Prop_fdse_C_Q)         0.419     5.620 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         1.832     7.452    sm/D_states_q[5]
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.751 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.203     8.954    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.078 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.910     9.988    fifo_reset_cond/AS[0]
    SLICE_X60Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X60Y69         FDPE (Recov_fdpe_C_PRE)     -0.361   115.874    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.874    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                105.885    

Slack (MET) :             105.885ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.842ns (17.588%)  route 3.945ns (82.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X62Y67         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDSE (Prop_fdse_C_Q)         0.419     5.620 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         1.832     7.452    sm/D_states_q[5]
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.751 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.203     8.954    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.078 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.910     9.988    fifo_reset_cond/AS[0]
    SLICE_X60Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X60Y69         FDPE (Recov_fdpe_C_PRE)     -0.361   115.874    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.874    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                105.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.922%)  route 0.540ns (72.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X60Y67         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.197     1.891    sm/D_states_q[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.936 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.278    fifo_reset_cond/AS[0]
    SLICE_X60Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.922%)  route 0.540ns (72.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X60Y67         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.197     1.891    sm/D_states_q[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.936 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.278    fifo_reset_cond/AS[0]
    SLICE_X60Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.922%)  route 0.540ns (72.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X60Y67         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.197     1.891    sm/D_states_q[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.936 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.278    fifo_reset_cond/AS[0]
    SLICE_X60Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.922%)  route 0.540ns (72.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X60Y67         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.197     1.891    sm/D_states_q[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.936 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.278    fifo_reset_cond/AS[0]
    SLICE_X60Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.808    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.579ns  (logic 12.290ns (34.541%)  route 23.290ns (65.459%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=3 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.381     6.958    L_reg/M_sm_pbc[13]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.152     7.110 f  L_reg/L_277ab73f_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.616     7.726    L_reg/L_277ab73f_remainder0_carry_i_23__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.332     8.058 f  L_reg/L_277ab73f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.832     8.889    L_reg/L_277ab73f_remainder0_carry_i_12__0_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     9.039 f  L_reg/L_277ab73f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.723    L_reg/L_277ab73f_remainder0_carry_i_20__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.374    10.097 r  L_reg/L_277ab73f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    10.918    L_reg/L_277ab73f_remainder0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.328    11.246 r  L_reg/L_277ab73f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.246    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.796 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.796    bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.018 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.137    13.156    L_reg/L_277ab73f_remainder0_1[4]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.327    13.483 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.891    14.374    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I4_O)        0.332    14.706 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.492    15.198    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.348 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.982    16.330    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.354    16.684 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    17.536    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I1_O)        0.326    17.862 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.829    18.691    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.815 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.951    19.766    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.124    19.890 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.890    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.270 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.270    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.593 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.125    21.718    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.306    22.024 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.457    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.581 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.646    23.227    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.117    23.344 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.637    23.981    L_reg/i__carry_i_13__1_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.358    24.339 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.013    25.352    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.326    25.678 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.680    26.358    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.510 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.831    27.341    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.326    27.667 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.667    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.217 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.217    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.331    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.445 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.445    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.667 f  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.235    29.902    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.299    30.201 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.363    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.487 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.666    31.153    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    31.277 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.800    32.076    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.200 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.181    33.381    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.152    33.533 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.414    36.947    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.700 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.700    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.390ns  (logic 10.896ns (30.790%)  route 24.493ns (69.210%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.281     7.863    L_reg/M_sm_pac[6]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.987 f  L_reg/L_277ab73f_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.773     8.760    L_reg/L_277ab73f_remainder0_carry__0_i_11_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.884 r  L_reg/L_277ab73f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.228    10.112    L_reg/L_277ab73f_remainder0_carry__0_i_9_n_0
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.153    10.265 f  L_reg/L_277ab73f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.692    10.958    L_reg/L_277ab73f_remainder0_carry_i_15_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.331    11.289 r  L_reg/L_277ab73f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.445    11.734    L_reg/L_277ab73f_remainder0_carry_i_8_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    11.858 r  L_reg/L_277ab73f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.048    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.433 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.786 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.043    13.828    L_reg/L_277ab73f_remainder0[10]
    SLICE_X40Y65         LUT5 (Prop_lut5_I0_O)        0.302    14.130 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.987    15.117    L_reg/i__carry__1_i_10_n_0
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.241 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.638    15.879    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.003 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.134    17.137    L_reg/i__carry_i_16__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    17.289 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.826    18.114    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.352    18.466 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.993    19.459    L_reg/i__carry_i_11_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.328    19.787 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.259    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.766 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.766    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.988 f  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.963    21.951    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.325    22.276 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.625    23.901    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I2_O)        0.356    24.257 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.713    L_reg/i__carry_i_25_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.039 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.796    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.436    26.395    L_reg/i__carry_i_13_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I1_O)        0.118    26.513 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.215    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.326    27.541 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.541    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.091 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.091    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.330 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.145    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.302    29.447 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.720    30.167    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.291 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.812    31.103    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    31.227 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.574    31.801    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    31.925 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.830    32.754    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.124    32.878 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.064    36.942    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.516 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.516    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.233ns  (logic 12.245ns (34.753%)  route 22.989ns (65.247%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=3 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.381     6.958    L_reg/M_sm_pbc[13]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.152     7.110 f  L_reg/L_277ab73f_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.616     7.726    L_reg/L_277ab73f_remainder0_carry_i_23__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.332     8.058 f  L_reg/L_277ab73f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.832     8.889    L_reg/L_277ab73f_remainder0_carry_i_12__0_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     9.039 f  L_reg/L_277ab73f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.723    L_reg/L_277ab73f_remainder0_carry_i_20__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.374    10.097 r  L_reg/L_277ab73f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    10.918    L_reg/L_277ab73f_remainder0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.328    11.246 r  L_reg/L_277ab73f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.246    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.796 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.796    bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.018 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.137    13.156    L_reg/L_277ab73f_remainder0_1[4]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.327    13.483 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.891    14.374    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I4_O)        0.332    14.706 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.492    15.198    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.348 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.982    16.330    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.354    16.684 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    17.536    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I1_O)        0.326    17.862 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.829    18.691    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.815 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.951    19.766    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.124    19.890 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.890    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.270 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.270    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.593 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.125    21.718    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.306    22.024 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.457    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.581 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.646    23.227    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.117    23.344 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.637    23.981    L_reg/i__carry_i_13__1_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.358    24.339 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.013    25.352    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.326    25.678 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.680    26.358    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.510 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.831    27.341    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.326    27.667 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.667    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.217 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.217    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.331    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.445 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.445    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.667 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.235    29.902    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.299    30.201 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.363    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.487 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.666    31.153    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    31.277 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.800    32.076    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.200 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.188    33.388    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I1_O)        0.152    33.540 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.105    36.646    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.354 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.354    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.226ns  (logic 12.052ns (34.212%)  route 23.175ns (65.788%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=3 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.381     6.958    L_reg/M_sm_pbc[13]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.152     7.110 f  L_reg/L_277ab73f_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.616     7.726    L_reg/L_277ab73f_remainder0_carry_i_23__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.332     8.058 f  L_reg/L_277ab73f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.832     8.889    L_reg/L_277ab73f_remainder0_carry_i_12__0_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     9.039 f  L_reg/L_277ab73f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.723    L_reg/L_277ab73f_remainder0_carry_i_20__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.374    10.097 r  L_reg/L_277ab73f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    10.918    L_reg/L_277ab73f_remainder0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.328    11.246 r  L_reg/L_277ab73f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.246    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.796 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.796    bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.018 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.137    13.156    L_reg/L_277ab73f_remainder0_1[4]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.327    13.483 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.891    14.374    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I4_O)        0.332    14.706 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.492    15.198    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.348 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.982    16.330    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.354    16.684 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    17.536    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I1_O)        0.326    17.862 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.829    18.691    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.815 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.951    19.766    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.124    19.890 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.890    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.270 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.270    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.593 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.125    21.718    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.306    22.024 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.457    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.581 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.646    23.227    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.117    23.344 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.637    23.981    L_reg/i__carry_i_13__1_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.358    24.339 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.013    25.352    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.326    25.678 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.680    26.358    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.510 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.831    27.341    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.326    27.667 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.667    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.217 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.217    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.331    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.445 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.445    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.667 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.235    29.902    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.299    30.201 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.363    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.487 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.666    31.153    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    31.277 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.800    32.076    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.200 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.188    33.388    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.124    33.512 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.292    36.804    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.347 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.347    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.205ns  (logic 12.053ns (34.236%)  route 23.152ns (65.764%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=3 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.381     6.958    L_reg/M_sm_pbc[13]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.152     7.110 f  L_reg/L_277ab73f_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.616     7.726    L_reg/L_277ab73f_remainder0_carry_i_23__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.332     8.058 f  L_reg/L_277ab73f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.832     8.889    L_reg/L_277ab73f_remainder0_carry_i_12__0_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     9.039 f  L_reg/L_277ab73f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.723    L_reg/L_277ab73f_remainder0_carry_i_20__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.374    10.097 r  L_reg/L_277ab73f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    10.918    L_reg/L_277ab73f_remainder0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.328    11.246 r  L_reg/L_277ab73f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.246    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.796 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.796    bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.018 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.137    13.156    L_reg/L_277ab73f_remainder0_1[4]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.327    13.483 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.891    14.374    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I4_O)        0.332    14.706 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.492    15.198    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.348 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.982    16.330    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.354    16.684 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    17.536    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I1_O)        0.326    17.862 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.829    18.691    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.815 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.951    19.766    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.124    19.890 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.890    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.270 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.270    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.593 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.125    21.718    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.306    22.024 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.457    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.581 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.646    23.227    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.117    23.344 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.637    23.981    L_reg/i__carry_i_13__1_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.358    24.339 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.013    25.352    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.326    25.678 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.680    26.358    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.510 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.831    27.341    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.326    27.667 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.667    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.217 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.217    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.331    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.445 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.445    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.667 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.235    29.902    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.299    30.201 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.363    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.487 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.666    31.153    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    31.277 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.800    32.076    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.200 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.177    33.378    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.124    33.502 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.280    36.781    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.326 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.326    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.077ns  (logic 12.235ns (34.882%)  route 22.841ns (65.118%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=3 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.381     6.958    L_reg/M_sm_pbc[13]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.152     7.110 f  L_reg/L_277ab73f_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.616     7.726    L_reg/L_277ab73f_remainder0_carry_i_23__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.332     8.058 f  L_reg/L_277ab73f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.832     8.889    L_reg/L_277ab73f_remainder0_carry_i_12__0_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     9.039 f  L_reg/L_277ab73f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.723    L_reg/L_277ab73f_remainder0_carry_i_20__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.374    10.097 r  L_reg/L_277ab73f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    10.918    L_reg/L_277ab73f_remainder0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.328    11.246 r  L_reg/L_277ab73f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.246    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.796 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.796    bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.018 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.137    13.156    L_reg/L_277ab73f_remainder0_1[4]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.327    13.483 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.891    14.374    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I4_O)        0.332    14.706 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.492    15.198    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.348 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.982    16.330    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.354    16.684 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    17.536    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I1_O)        0.326    17.862 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.829    18.691    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.815 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.951    19.766    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.124    19.890 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.890    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.270 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.270    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.593 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.125    21.718    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.306    22.024 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.457    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.581 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.646    23.227    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.117    23.344 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.637    23.981    L_reg/i__carry_i_13__1_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.358    24.339 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.013    25.352    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.326    25.678 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.680    26.358    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.510 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.831    27.341    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.326    27.667 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.667    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.217 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.217    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.331    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.445 r  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.445    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.667 f  bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.235    29.902    bseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.299    30.201 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.363    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.487 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.666    31.153    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    31.277 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.800    32.076    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.200 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.177    33.378    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.154    33.532 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.969    36.500    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.198 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.198    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.049ns  (logic 11.127ns (31.746%)  route 23.922ns (68.254%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=2 LUT5=2 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.281     7.863    L_reg/M_sm_pac[6]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.987 f  L_reg/L_277ab73f_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.773     8.760    L_reg/L_277ab73f_remainder0_carry__0_i_11_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.884 r  L_reg/L_277ab73f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.228    10.112    L_reg/L_277ab73f_remainder0_carry__0_i_9_n_0
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.153    10.265 f  L_reg/L_277ab73f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.692    10.958    L_reg/L_277ab73f_remainder0_carry_i_15_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.331    11.289 r  L_reg/L_277ab73f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.445    11.734    L_reg/L_277ab73f_remainder0_carry_i_8_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    11.858 r  L_reg/L_277ab73f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.048    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.433 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.786 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.043    13.828    L_reg/L_277ab73f_remainder0[10]
    SLICE_X40Y65         LUT5 (Prop_lut5_I0_O)        0.302    14.130 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.987    15.117    L_reg/i__carry__1_i_10_n_0
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.241 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.638    15.879    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.003 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.134    17.137    L_reg/i__carry_i_16__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    17.289 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.826    18.114    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.352    18.466 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.993    19.459    L_reg/i__carry_i_11_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.328    19.787 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.259    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.766 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.766    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.988 f  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.963    21.951    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.325    22.276 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.625    23.901    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I2_O)        0.356    24.257 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.713    L_reg/i__carry_i_25_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.039 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.796    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.436    26.395    L_reg/i__carry_i_13_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I1_O)        0.118    26.513 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.215    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.326    27.541 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.541    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.091 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.091    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.330 f  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.145    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.302    29.447 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.720    30.167    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.291 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.812    31.103    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    31.227 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.574    31.801    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    31.925 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.837    32.762    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y57         LUT4 (Prop_lut4_I0_O)        0.150    32.912 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.485    36.397    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.175 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.175    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.003ns  (logic 10.891ns (31.115%)  route 24.112ns (68.885%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=2 LUT5=2 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.281     7.863    L_reg/M_sm_pac[6]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.987 f  L_reg/L_277ab73f_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.773     8.760    L_reg/L_277ab73f_remainder0_carry__0_i_11_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.884 r  L_reg/L_277ab73f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.228    10.112    L_reg/L_277ab73f_remainder0_carry__0_i_9_n_0
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.153    10.265 f  L_reg/L_277ab73f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.692    10.958    L_reg/L_277ab73f_remainder0_carry_i_15_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.331    11.289 r  L_reg/L_277ab73f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.445    11.734    L_reg/L_277ab73f_remainder0_carry_i_8_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    11.858 r  L_reg/L_277ab73f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.048    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.433 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.433    aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.786 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.043    13.828    L_reg/L_277ab73f_remainder0[10]
    SLICE_X40Y65         LUT5 (Prop_lut5_I0_O)        0.302    14.130 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.987    15.117    L_reg/i__carry__1_i_10_n_0
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.241 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.638    15.879    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.003 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.134    17.137    L_reg/i__carry_i_16__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    17.289 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.826    18.114    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.352    18.466 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.993    19.459    L_reg/i__carry_i_11_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.328    19.787 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.259    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.766 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.766    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.988 f  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.963    21.951    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.325    22.276 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.625    23.901    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I2_O)        0.356    24.257 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.713    L_reg/i__carry_i_25_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    25.039 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.796    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.436    26.395    L_reg/i__carry_i_13_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I1_O)        0.118    26.513 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.215    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.326    27.541 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.541    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.091 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.091    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.330 r  aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.145    aseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.302    29.447 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.720    30.167    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.291 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.812    31.103    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    31.227 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.574    31.801    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    31.925 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.837    32.762    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y57         LUT4 (Prop_lut4_I1_O)        0.124    32.886 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.674    36.561    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.129 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.129    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.944ns  (logic 11.593ns (33.177%)  route 23.350ns (66.823%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.580 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.297     6.877    L_reg/M_sm_timer[4]
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.001 f  L_reg/L_277ab73f_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.028    L_reg/L_277ab73f_remainder0_carry_i_25__1_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  L_reg/L_277ab73f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.201     9.354    L_reg/L_277ab73f_remainder0_carry_i_12__1_n_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.506 f  L_reg/L_277ab73f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.188    L_reg/L_277ab73f_remainder0_carry_i_20__1_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I4_O)        0.360    10.548 r  L_reg/L_277ab73f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.831    11.379    L_reg/L_277ab73f_remainder0_carry_i_10__1_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.326    11.705 r  L_reg/L_277ab73f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.705    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.264    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.598 f  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.028    13.627    L_reg/L_277ab73f_remainder0_3[5]
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.303    13.930 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.936    14.866    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.990 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.590    15.580    L_reg/i__carry_i_26__4_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.704 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.954    16.658    L_reg/i__carry_i_24__4_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.146    16.804 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.650    L_reg/i__carry_i_19__3_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.356    18.006 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.130    19.135    L_reg/i__carry_i_11__3_n_0
    SLICE_X35Y74         LUT2 (Prop_lut2_I1_O)        0.348    19.483 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.507    19.991    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.498 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.498    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.612 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.612    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 f  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.827    21.751    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.306    22.057 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.807    22.865    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    22.989 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.157    24.146    L_reg/i__carry_i_14__1_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124    24.270 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    24.951    L_reg/i__carry_i_25__3_n_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.075 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.809    25.884    L_reg/i__carry_i_20__3_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I2_O)        0.124    26.008 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    26.608    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I1_O)        0.150    26.758 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    27.615    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.332    27.947 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.947    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.480 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.489    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.606    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.921 f  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.779    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.307    30.086 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.709    30.796    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.920 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    31.512    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I1_O)        0.124    31.636 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.651    32.287    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I3_O)        0.124    32.411 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.960    33.371    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.154    33.525 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.793    36.317    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.068 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.068    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.883ns  (logic 11.598ns (33.248%)  route 23.285ns (66.752%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.580 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.297     6.877    L_reg/M_sm_timer[4]
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.001 f  L_reg/L_277ab73f_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.028    L_reg/L_277ab73f_remainder0_carry_i_25__1_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  L_reg/L_277ab73f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.201     9.354    L_reg/L_277ab73f_remainder0_carry_i_12__1_n_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.506 f  L_reg/L_277ab73f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.188    L_reg/L_277ab73f_remainder0_carry_i_20__1_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I4_O)        0.360    10.548 r  L_reg/L_277ab73f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.831    11.379    L_reg/L_277ab73f_remainder0_carry_i_10__1_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.326    11.705 r  L_reg/L_277ab73f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.705    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.264    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.598 f  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.028    13.627    L_reg/L_277ab73f_remainder0_3[5]
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.303    13.930 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.936    14.866    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.990 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.590    15.580    L_reg/i__carry_i_26__4_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.704 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.954    16.658    L_reg/i__carry_i_24__4_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.146    16.804 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    17.650    L_reg/i__carry_i_19__3_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.356    18.006 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.130    19.135    L_reg/i__carry_i_11__3_n_0
    SLICE_X35Y74         LUT2 (Prop_lut2_I1_O)        0.348    19.483 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.507    19.991    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.498 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.498    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.612 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.612    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 f  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.827    21.751    L_reg/L_277ab73f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.306    22.057 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.807    22.865    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    22.989 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.157    24.146    L_reg/i__carry_i_14__1_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124    24.270 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    24.951    L_reg/i__carry_i_25__3_n_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.075 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.809    25.884    L_reg/i__carry_i_20__3_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I2_O)        0.124    26.008 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    26.608    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I1_O)        0.150    26.758 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    27.615    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.332    27.947 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.947    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.480 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.489    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.606    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.921 r  timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.779    timerseg_driver/decimal_renderer/L_277ab73f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.307    30.086 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.709    30.796    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.920 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    31.512    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I1_O)        0.124    31.636 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.823    32.459    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    32.583 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.801    33.384    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I1_O)        0.152    33.536 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.714    36.250    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.007 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.007    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.373ns (73.947%)  route 0.484ns (26.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.675 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.484     2.159    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.391 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.391    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1259624352[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.454ns (73.648%)  route 0.520ns (26.352%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.592     1.536    forLoop_idx_0_1259624352[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_1259624352[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1259624352[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.753    forLoop_idx_0_1259624352[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_1259624352[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.850    forLoop_idx_0_1259624352[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  forLoop_idx_0_1259624352[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.392     2.287    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.510 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.510    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.373ns (68.331%)  route 0.636ns (31.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.636     2.307    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.515 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.515    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.383ns (68.458%)  route 0.637ns (31.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X48Y61         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.637     2.284    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.526 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.526    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1259624352[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.458ns (73.005%)  route 0.539ns (26.995%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.589     1.533    forLoop_idx_0_1259624352[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_1259624352[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1259624352[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.750    forLoop_idx_0_1259624352[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  forLoop_idx_0_1259624352[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.108     1.903    forLoop_idx_0_1259624352[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  forLoop_idx_0_1259624352[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.355     2.303    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.529 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.529    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_389545542[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.466ns (73.304%)  route 0.534ns (26.696%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.591     1.535    forLoop_idx_0_389545542[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_389545542[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_389545542[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.752    forLoop_idx_0_389545542[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  forLoop_idx_0_389545542[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.849    forLoop_idx_0_389545542[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  forLoop_idx_0_389545542[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=27, routed)          0.406     2.300    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.534 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.534    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_389545542[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.483ns (71.693%)  route 0.586ns (28.307%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.591     1.535    forLoop_idx_0_389545542[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_389545542[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_389545542[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.805    forLoop_idx_0_389545542[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  forLoop_idx_0_389545542[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.902    forLoop_idx_0_389545542[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.947 r  forLoop_idx_0_389545542[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=22, routed)          0.427     2.375    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.604 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.604    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.373ns (63.999%)  route 0.772ns (36.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.772     2.419    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.651 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.651    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1259624352[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.453ns (65.495%)  route 0.766ns (34.505%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.592     1.536    forLoop_idx_0_1259624352[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1259624352[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1259624352[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.756    forLoop_idx_0_1259624352[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  forLoop_idx_0_1259624352[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.861    forLoop_idx_0_1259624352[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.906 r  forLoop_idx_0_1259624352[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          0.627     2.532    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.755 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.755    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1259624352[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.412ns (63.411%)  route 0.815ns (36.589%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.590     1.534    forLoop_idx_0_1259624352[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_1259624352[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1259624352[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.892    forLoop_idx_0_1259624352[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.937 r  forLoop_idx_0_1259624352[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=19, routed)          0.597     2.534    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.760 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.760    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1259624352[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 1.500ns (29.703%)  route 3.550ns (70.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.550     5.050    forLoop_idx_0_1259624352[1].cond_butt_dirs/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_1259624352[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    forLoop_idx_0_1259624352[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_1259624352[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1259624352[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 1.502ns (30.687%)  route 3.393ns (69.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.393     4.895    forLoop_idx_0_1259624352[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1259624352[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.508     4.912    forLoop_idx_0_1259624352[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1259624352[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.488ns (32.168%)  route 3.137ns (67.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.137     4.624    forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.509     4.913    forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.490ns (33.247%)  route 2.991ns (66.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.991     4.481    forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y56         FDRE                                         r  forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.443     4.847    forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.654ns  (logic 1.496ns (40.925%)  route 2.159ns (59.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.159     3.654    reset_cond/AS[0]
    SLICE_X58Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.654ns  (logic 1.496ns (40.925%)  route 2.159ns (59.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.159     3.654    reset_cond/AS[0]
    SLICE_X58Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.654ns  (logic 1.496ns (40.925%)  route 2.159ns (59.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.159     3.654    reset_cond/AS[0]
    SLICE_X58Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.654ns  (logic 1.496ns (40.925%)  route 2.159ns (59.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.159     3.654    reset_cond/AS[0]
    SLICE_X58Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 1.496ns (40.974%)  route 2.154ns (59.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.154     3.650    reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 1.493ns (44.236%)  route 1.883ns (55.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.883     3.376    cond_butt_next_play/sync/D[0]
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_389545542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.236ns (36.191%)  route 0.416ns (63.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.416     0.652    forLoop_idx_0_389545542[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_389545542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.858     2.048    forLoop_idx_0_389545542[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_389545542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_389545542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.230ns (35.020%)  route 0.427ns (64.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.427     0.657    forLoop_idx_0_389545542[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_389545542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.861     2.051    forLoop_idx_0_389545542[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_389545542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.261ns (26.066%)  route 0.741ns (73.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.741     1.002    cond_butt_next_play/sync/D[0]
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.050    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.263ns (22.581%)  route 0.902ns (77.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.902     1.166    reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.263ns (22.497%)  route 0.907ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.907     1.170    reset_cond/AS[0]
    SLICE_X58Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.263ns (22.497%)  route 0.907ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.907     1.170    reset_cond/AS[0]
    SLICE_X58Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.263ns (22.497%)  route 0.907ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.907     1.170    reset_cond/AS[0]
    SLICE_X58Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.263ns (22.497%)  route 0.907ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.907     1.170    reset_cond/AS[0]
    SLICE_X58Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.257ns (16.228%)  route 1.329ns (83.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.329     1.586    forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y56         FDRE                                         r  forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  forLoop_idx_0_1259624352[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.255ns (14.572%)  route 1.497ns (85.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.497     1.752    forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.863     2.052    forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_1259624352[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





