// Seed: 4238845238
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1
    , id_6,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  always @(1)
    if (id_4 !== id_6) begin
      if (id_6) begin
        id_1 <= 1'b0;
      end else id_2 <= #1 id_6 == {id_3, 1'd0};
    end
  type_10(
      1, id_2
  );
  type_0 id_7 (
      .id_0(id_2),
      .id_1(1 - id_2),
      .id_2(""),
      .id_3(1),
      .id_4(id_2),
      .id_5(),
      .id_6(1),
      .id_7(!id_0),
      .id_8(("") & !id_6),
      .id_9(1)
  );
endmodule
