

================================================================
== Vitis HLS Report for 'message_passing'
================================================================
* Date:           Mon Jan 17 10:40:21 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.992 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    93451|    97435|  0.311 ms|  0.325 ms|  93451|  97435|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_182   |message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2   |     4482|     4482|  14.939 us|  14.939 us|   4482|   4482|       no|
        |grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_188  |message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25  |     4482|     4482|  14.939 us|  14.939 us|   4482|   4482|       no|
        |grp_message_passing_Pipeline_VITIS_LOOP_68_1_fu_194                   |message_passing_Pipeline_VITIS_LOOP_68_1                   |      502|      502|   1.673 us|   1.673 us|    502|    502|       no|
        |grp_message_passing_Pipeline_VITIS_LOOP_68_16_fu_200                  |message_passing_Pipeline_VITIS_LOOP_68_16                  |      502|      502|   1.673 us|   1.673 us|    502|    502|       no|
        |grp_aggr_fu_206                                                       |aggr                                                       |    80009|    83993|   0.267 ms|   0.280 ms|  80009|  83993|       no|
        |grp_message_passing_Pipeline_VITIS_LOOP_341_2_fu_234                  |message_passing_Pipeline_VITIS_LOOP_341_2                  |       83|       83|   0.277 us|   0.277 us|     83|     83|       no|
        |grp_scale_fu_247                                                      |scale                                                      |     4083|     4083|  13.609 us|  13.609 us|   4083|   4083|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_336_1  |     4872|     4872|        87|          -|          -|    56|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     114|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       82|    47|    30686|   32539|  144|
|Memory               |       98|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     545|    -|
|Register             |        -|     -|      122|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |      180|    47|    30808|   33198|  144|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       13|     1|        3|       7|   45|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        6|    ~0|        1|       3|   22|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_aggr_fu_206                                                       |aggr                                                       |       82|   3|  21643|  21180|    0|
    |grp_message_passing_Pipeline_VITIS_LOOP_341_2_fu_234                  |message_passing_Pipeline_VITIS_LOOP_341_2                  |        0|   0|     70|    144|    0|
    |grp_message_passing_Pipeline_VITIS_LOOP_68_1_fu_194                   |message_passing_Pipeline_VITIS_LOOP_68_1                   |        0|   0|     11|     54|    0|
    |grp_message_passing_Pipeline_VITIS_LOOP_68_16_fu_200                  |message_passing_Pipeline_VITIS_LOOP_68_16                  |        0|   0|     11|     54|    0|
    |grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_182   |message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2   |        0|   0|     42|    190|    0|
    |grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_188  |message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25  |        0|   0|     42|    190|    0|
    |grp_scale_fu_247                                                      |scale                                                      |        0|  44|   8867|  10727|  144|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                 |                                                           |       82|  47|  30686|  32539|  144|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |message_V_U   |aggr_std_ssquare_V         |       16|  0|   0|    0|  40000|   32|     1|      1280000|
    |mean_index_U  |aggr_std_ssquare_V         |       16|  0|   0|    0|  40000|   32|     1|      1280000|
    |out_0_V_U     |aggr_std_ssquare_V         |       16|  0|   0|    0|  40000|   32|     1|      1280000|
    |out_1_V_U     |aggr_std_ssquare_V         |       16|  0|   0|    0|  40000|   32|     1|      1280000|
    |out_2_V_U     |aggr_std_ssquare_V         |       16|  0|   0|    0|  40000|   32|     1|      1280000|
    |out_3_V_U     |aggr_std_ssquare_V         |       16|  0|   0|    0|  40000|   32|     1|      1280000|
    |index_buf_U   |message_passing_index_buf  |        1|  0|   0|    0|    500|   32|     1|        16000|
    |degree_buf_U  |message_passing_index_buf  |        1|  0|   0|    0|    500|   32|     1|        16000|
    +--------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                           |       98|  0|   0|    0| 241000|  256|     8|      7712000|
    +--------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln336_fu_307_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln340_fu_409_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln342_fu_368_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln712_3_fu_403_p2            |         +|   0|  0|  23|          16|          16|
    |icmp_ln336_fu_301_p2             |      icmp|   0|  0|  10|           6|           5|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln339_fu_326_p2               |        or|   0|  0|   7|           7|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 114|          81|          38|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  54|         10|    1|         10|
    |degree_buf_address0  |  14|          3|    9|         27|
    |degree_buf_address1  |  14|          3|    9|         27|
    |degree_buf_ce0       |  14|          3|    1|          3|
    |degree_buf_ce1       |  14|          3|    1|          3|
    |degree_buf_d1        |  14|          3|   32|         96|
    |degree_buf_we1       |  14|          3|    1|          3|
    |e_fu_118             |   9|          2|    6|         12|
    |index_buf_address1   |  14|          3|    9|         27|
    |index_buf_ce0        |   9|          2|    1|          2|
    |index_buf_ce1        |  14|          3|    1|          3|
    |index_buf_d1         |  14|          3|   32|         96|
    |index_buf_we1        |  14|          3|    1|          3|
    |mean_index_address1  |  14|          3|   16|         48|
    |mean_index_ce0       |   9|          2|    1|          2|
    |mean_index_ce1       |  14|          3|    1|          3|
    |mean_index_d1        |  14|          3|   32|         96|
    |mean_index_we1       |  14|          3|    1|          3|
    |message_V_address0   |  14|          3|   16|         48|
    |message_V_address1   |  14|          3|   16|         48|
    |message_V_ce0        |  14|          3|    1|          3|
    |message_V_ce1        |  14|          3|    1|          3|
    |message_V_d1         |  14|          3|   32|         96|
    |message_V_we1        |  14|          3|    1|          3|
    |out_0_V_address0     |  14|          3|   16|         48|
    |out_0_V_ce0          |  14|          3|    1|          3|
    |out_0_V_ce1          |   9|          2|    1|          2|
    |out_0_V_we1          |   9|          2|    1|          2|
    |out_1_V_address0     |  14|          3|   16|         48|
    |out_1_V_ce0          |  14|          3|    1|          3|
    |out_1_V_ce1          |   9|          2|    1|          2|
    |out_1_V_we1          |   9|          2|    1|          2|
    |out_2_V_address0     |  14|          3|   16|         48|
    |out_2_V_ce0          |  14|          3|    1|          3|
    |out_2_V_ce1          |   9|          2|    1|          2|
    |out_2_V_we1          |   9|          2|    1|          2|
    |out_3_V_address0     |  14|          3|   16|         48|
    |out_3_V_ce0          |  14|          3|    1|          3|
    |out_3_V_ce1          |   9|          2|    1|          2|
    |out_3_V_we1          |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 545|        116|  298|        885|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln342_reg_442                                                                  |   9|   0|   13|          4|
    |add_ln712_3_reg_452                                                                |  12|   0|   16|          4|
    |ap_CS_fsm                                                                          |   9|   0|    9|          0|
    |degree_buf_addr_reg_457                                                            |   9|   0|    9|          0|
    |degree_buf_load_reg_463                                                            |  32|   0|   32|          0|
    |e_1_reg_422                                                                        |   6|   0|    6|          0|
    |e_fu_118                                                                           |   6|   0|    6|          0|
    |edge_list_load_reg_447                                                             |  32|   0|   32|          0|
    |grp_aggr_fu_206_ap_start_reg                                                       |   1|   0|    1|          0|
    |grp_message_passing_Pipeline_VITIS_LOOP_341_2_fu_234_ap_start_reg                  |   1|   0|    1|          0|
    |grp_message_passing_Pipeline_VITIS_LOOP_68_16_fu_200_ap_start_reg                  |   1|   0|    1|          0|
    |grp_message_passing_Pipeline_VITIS_LOOP_68_1_fu_194_ap_start_reg                   |   1|   0|    1|          0|
    |grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_188_ap_start_reg  |   1|   0|    1|          0|
    |grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_182_ap_start_reg   |   1|   0|    1|          0|
    |grp_scale_fu_247_ap_start_reg                                                      |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 122|   0|  130|          8|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  message_passing|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  message_passing|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  message_passing|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  message_passing|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  message_passing|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  message_passing|  return value|
|h_address0          |  out|   16|   ap_memory|                h|         array|
|h_ce0               |  out|    1|   ap_memory|                h|         array|
|h_q0                |   in|   32|   ap_memory|                h|         array|
|edge_list_address0  |  out|   10|   ap_memory|        edge_list|         array|
|edge_list_ce0       |  out|    1|   ap_memory|        edge_list|         array|
|edge_list_q0        |   in|   32|   ap_memory|        edge_list|         array|
|edge_list_address1  |  out|   10|   ap_memory|        edge_list|         array|
|edge_list_ce1       |  out|    1|   ap_memory|        edge_list|         array|
|edge_list_q1        |   in|   32|   ap_memory|        edge_list|         array|
+--------------------+-----+-----+------------+-----------------+--------------+

