Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sat Aug 17 02:13:28 2019
| Host         : LAPTOP-VKF3LMSR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIFO_timing_summary_routed.rpt -pb FIFO_timing_summary_routed.pb -rpx FIFO_timing_summary_routed.rpx -warn_on_violation
| Design       : FIFO
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.363        0.000                      0                 1592        0.051        0.000                      0                 1592        9.020        0.000                       0                   553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.363        0.000                      0                 1592        0.051        0.000                      0                 1592        9.020        0.000                       0                   553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.363ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 1.853ns (26.387%)  route 5.169ns (73.613%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.755    10.922    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X6Y43          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.509    23.359    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X6Y43          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                         clock pessimism              0.397    23.756    
                         clock uncertainty           -0.302    23.454    
    SLICE_X6Y43          FDRE (Setup_fdre_C_CE)      -0.169    23.285    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]
  -------------------------------------------------------------------
                         required time                         23.285    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 12.363    

Slack (MET) :             12.363ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 1.853ns (26.387%)  route 5.169ns (73.613%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.755    10.922    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X6Y43          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.509    23.359    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X6Y43          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                         clock pessimism              0.397    23.756    
                         clock uncertainty           -0.302    23.454    
    SLICE_X6Y43          FDRE (Setup_fdre_C_CE)      -0.169    23.285    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                         23.285    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 12.363    

Slack (MET) :             12.476ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 1.853ns (26.648%)  route 5.101ns (73.352%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.687    10.853    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X4Y43          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.554    23.404    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y43          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                         clock pessimism              0.397    23.801    
                         clock uncertainty           -0.302    23.499    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.169    23.330    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         23.330    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                 12.476    

Slack (MET) :             12.544ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 1.853ns (27.050%)  route 4.997ns (72.950%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.583    10.750    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X2Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.554    23.404    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X2Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                         clock pessimism              0.397    23.801    
                         clock uncertainty           -0.302    23.499    
    SLICE_X2Y44          FDRE (Setup_fdre_C_CE)      -0.205    23.294    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         23.294    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                 12.544    

Slack (MET) :             12.544ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 1.853ns (27.050%)  route 4.997ns (72.950%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.583    10.750    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X2Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.554    23.404    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X2Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                         clock pessimism              0.397    23.801    
                         clock uncertainty           -0.302    23.499    
    SLICE_X2Y44          FDRE (Setup_fdre_C_CE)      -0.205    23.294    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         23.294    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                 12.544    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 1.853ns (26.263%)  route 5.203ns (73.737%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          1.248    10.831    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/sng_bram_addr_ld_en
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124    10.955 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[12]_i_1/O
                         net (fo=1, routed)           0.000    10.955    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[12]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.510    23.360    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X8Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
                         clock pessimism              0.397    23.757    
                         clock uncertainty           -0.302    23.455    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.077    23.532    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.616ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.853ns (27.193%)  route 4.961ns (72.807%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.547    10.714    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X4Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.554    23.404    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                         clock pessimism              0.397    23.801    
                         clock uncertainty           -0.302    23.499    
    SLICE_X4Y44          FDRE (Setup_fdre_C_CE)      -0.169    23.330    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]
  -------------------------------------------------------------------
                         required time                         23.330    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 12.616    

Slack (MET) :             12.616ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.853ns (27.193%)  route 4.961ns (72.807%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.547    10.714    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X4Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.554    23.404    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                         clock pessimism              0.397    23.801    
                         clock uncertainty           -0.302    23.499    
    SLICE_X4Y44          FDRE (Setup_fdre_C_CE)      -0.169    23.330    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                         23.330    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 12.616    

Slack (MET) :             12.616ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.853ns (27.193%)  route 4.961ns (72.807%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.547    10.714    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X4Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.554    23.404    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y44          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                         clock pessimism              0.397    23.801    
                         clock uncertainty           -0.302    23.499    
    SLICE_X4Y44          FDRE (Setup_fdre_C_CE)      -0.169    23.330    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         23.330    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 12.616    

Slack (MET) :             12.771ns  (required time - arrival time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 1.853ns (27.983%)  route 4.769ns (72.017%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 23.403 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.768     3.900    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     5.257 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=19, routed)          2.015     7.272    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.396 f  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=2, routed)           0.802     8.197    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.321 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=16, routed)          1.138     9.459    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.460    10.043    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.355    10.522    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X3Y42          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         1.553    23.403    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X3Y42          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism              0.397    23.800    
                         clock uncertainty           -0.302    23.498    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.205    23.293    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         23.293    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                 12.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.622%)  route 0.231ns (55.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.563     1.482    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/Q
                         net (fo=5, routed)           0.231     1.854    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg_n_0_[3]
    SLICE_X7Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.899 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.899    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[5]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.837     1.875    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X7Y49          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[5]/C
                         clock pessimism             -0.118     1.757    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     1.849    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.599%)  route 0.212ns (50.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.569     1.488    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[0]/Q
                         net (fo=8, routed)           0.212     1.865    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg_n_0_[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.832     1.870    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[2]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.844    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.482%)  route 0.213ns (50.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.569     1.488    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[0]/Q
                         net (fo=8, routed)           0.213     1.866    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg_n_0_[0]
    SLICE_X7Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.911 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.911    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[3]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.832     1.870    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     1.843    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.485%)  route 0.262ns (61.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.587     1.506    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/Q
                         net (fo=1, routed)           0.262     1.933    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.879     1.917    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.351     1.566    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.862    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.883%)  route 0.426ns (75.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.582     1.501    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X2Y52          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=7, routed)           0.426     2.068    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.878     1.916    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.118     1.798    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.981    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.151%)  route 0.270ns (67.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.587     1.506    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X3Y45          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/Q
                         net (fo=1, routed)           0.270     1.905    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.879     1.917    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.351     1.566    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.809    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP1RDATA[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.905%)  route 0.237ns (59.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.588     1.507    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X4Y49          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/Q
                         net (fo=1, routed)           0.237     1.908    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP1_RDATA[2]
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP1RDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.890     1.928    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                         clock pessimism             -0.118     1.810    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP1ACLK_MAXIGP1RDATA[2])
                                                      0.000     1.810    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.312%)  route 0.439ns (75.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.582     1.501    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X3Y50          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=5, routed)           0.439     2.081    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.878     1.916    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.118     1.798    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.981    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.584     1.503    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X1Y41          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[2]/Q
                         net (fo=1, routed)           0.054     1.699    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp[2]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.045     1.744 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[2]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.852     1.890    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X0Y41          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[2]/C
                         clock pessimism             -0.373     1.516    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.121     1.637    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.952%)  route 0.448ns (76.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.582     1.501    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X2Y52          FDRE                                         r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=6, routed)           0.448     2.090    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=554, routed)         0.878     1.916    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.118     1.798    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.981    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y44     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y43     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y42     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y42     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y48     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y47     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y47     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y48     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y48     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y48     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y48     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y48     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y48     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y48     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y58     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y57     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y57     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y47     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y47     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y47     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y47     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y58     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y58     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y58     PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK



