#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul 31 21:18:59 2018
# Process ID: 30396
# Current directory: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30676 C:\Users\lvyuf\VivadoProjects\nscscc_2018\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
add_files {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/adder.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux2.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exception.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux3.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux4.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/data_ram.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/i_cache.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hilo_reg.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/regfile.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/alu.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hazard.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/cp0_reg.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/top.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/maindec.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/dram_port.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mips.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/signext.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/iram_port.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/pc.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/floprc.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/datapath.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/d_cache.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopr.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/eqcmp.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/defines.vh C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopenrc.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/sl2.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/aludec.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/controller.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopenr.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/div.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/memsel.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/data_ram.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopenr.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopr.v] -no_script -reset -force -quiet
remove_files  {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/data_ram.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopenr.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopr.v}
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/top.v] -no_script -reset -force -quiet
remove_files  {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux4.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/top.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target all [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci] -directory C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
export_ip_user_files -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run {data_ram_synth_1 inst_ram_synth_1 clk_pll_synth_1}
wait_on_run data_ram_synth_1

wait_on_run data_ram_synth_1
wait_on_run inst_ram_synth_1

wait_on_run data_ram_synth_1
wait_on_run inst_ram_synth_1
wait_on_run clk_pll_synth_1

launch_simulation
source tb_top.tcl
run 10 us
run 10 us
run 10 us
close_sim
