{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 11:15:08 2017 " "Info: Processing started: Tue May 16 11:15:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[2\] " "Warning: Node \"Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[1\] " "Warning: Node \"Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[0\] " "Warning: Node \"Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[3\] " "Warning: Node \"Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[6\] " "Warning: Node \"Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[4\] " "Warning: Node \"Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[7\] " "Warning: Node \"Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Keyboard:u0\|scancode\[5\] " "Warning: Node \"Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fclk " "Info: Assuming node \"fclk\" is an undefined clock" {  } { { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Keyboard:u0\|loe " "Info: Detected ripple clock \"Keyboard:u0\|loe\" as buffer" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Keyboard:u0\|loe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fclk register Keyboard:u0\|state.stop register Keyboard:u0\|state.delay 319.18 MHz 3.133 ns Internal " "Info: Clock \"fclk\" has Internal fmax of 319.18 MHz between source register \"Keyboard:u0\|state.stop\" and destination register \"Keyboard:u0\|state.delay\" (period= 3.133 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.869 ns + Longest register register " "Info: + Longest register to register delay is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Keyboard:u0\|state.stop 1 REG LCFF_X4_Y21_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N13; Fanout = 3; REG Node = 'Keyboard:u0\|state.stop'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u0|state.stop } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.647 ns) 1.122 ns Keyboard:u0\|Selector0~2 2 COMB LCCOMB_X4_Y21_N2 1 " "Info: 2: + IC(0.475 ns) + CELL(0.647 ns) = 1.122 ns; Loc. = LCCOMB_X4_Y21_N2; Fanout = 1; COMB Node = 'Keyboard:u0\|Selector0~2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { Keyboard:u0|state.stop Keyboard:u0|Selector0~2 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.692 ns Keyboard:u0\|Selector0~4 3 COMB LCCOMB_X4_Y21_N6 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = LCCOMB_X4_Y21_N6; Fanout = 1; COMB Node = 'Keyboard:u0\|Selector0~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.570 ns" { Keyboard:u0|Selector0~2 Keyboard:u0|Selector0~4 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.370 ns) 2.761 ns Keyboard:u0\|Selector0~3 4 COMB LCCOMB_X4_Y21_N24 1 " "Info: 4: + IC(0.699 ns) + CELL(0.370 ns) = 2.761 ns; Loc. = LCCOMB_X4_Y21_N24; Fanout = 1; COMB Node = 'Keyboard:u0\|Selector0~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.069 ns" { Keyboard:u0|Selector0~4 Keyboard:u0|Selector0~3 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.869 ns Keyboard:u0\|state.delay 5 REG LCFF_X4_Y21_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.869 ns; Loc. = LCFF_X4_Y21_N25; Fanout = 1; REG Node = 'Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { Keyboard:u0|Selector0~3 Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 46.39 % ) " "Info: Total cell delay = 1.331 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.538 ns ( 53.61 % ) " "Info: Total interconnect delay = 1.538 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.869 ns" { Keyboard:u0|state.stop Keyboard:u0|Selector0~2 Keyboard:u0|Selector0~4 Keyboard:u0|Selector0~3 Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.869 ns" { Keyboard:u0|state.stop {} Keyboard:u0|Selector0~2 {} Keyboard:u0|Selector0~4 {} Keyboard:u0|Selector0~3 {} Keyboard:u0|state.delay {} } { 0.000ns 0.475ns 0.364ns 0.699ns 0.000ns } { 0.000ns 0.647ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.328 ns + Shortest register " "Info: + Shortest clock path from clock \"fclk\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|state.delay 3 REG LCFF_X4_Y21_N25 1 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N25; Fanout = 1; REG Node = 'Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 3.328 ns - Longest register " "Info: - Longest clock path from clock \"fclk\" to source register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|state.stop 3 REG LCFF_X4_Y21_N13 3 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N13; Fanout = 3; REG Node = 'Keyboard:u0\|state.stop'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|state.stop } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.stop } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.stop {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.stop } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.stop {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.869 ns" { Keyboard:u0|state.stop Keyboard:u0|Selector0~2 Keyboard:u0|Selector0~4 Keyboard:u0|Selector0~3 Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.869 ns" { Keyboard:u0|state.stop {} Keyboard:u0|Selector0~2 {} Keyboard:u0|Selector0~4 {} Keyboard:u0|Selector0~3 {} Keyboard:u0|state.delay {} } { 0.000ns 0.475ns 0.364ns 0.699ns 0.000ns } { 0.000ns 0.647ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|state.stop } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|state.stop {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "fclk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"fclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Keyboard:u0\|code\[3\] Keyboard:u0\|scancode\[3\] fclk 622 ps " "Info: Found hold time violation between source  pin or register \"Keyboard:u0\|code\[3\]\" and destination pin or register \"Keyboard:u0\|scancode\[3\]\" for clock \"fclk\" (Hold time is 622 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.957 ns + Largest " "Info: + Largest clock skew is 3.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 7.285 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to destination register is 7.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.970 ns) 3.379 ns Keyboard:u0\|loe 2 REG LCFF_X3_Y21_N5 1 " "Info: 2: + IC(1.309 ns) + CELL(0.970 ns) = 3.379 ns; Loc. = LCFF_X3_Y21_N5; Fanout = 1; REG Node = 'Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.279 ns" { fclk Keyboard:u0|loe } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.000 ns) 4.933 ns Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.554 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { Keyboard:u0|loe Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.366 ns) 7.285 ns Keyboard:u0\|scancode\[3\] 4 REG LCCOMB_X20_Y3_N14 10 " "Info: 4: + IC(1.986 ns) + CELL(0.366 ns) = 7.285 ns; Loc. = LCCOMB_X20_Y3_N14; Fanout = 10; REG Node = 'Keyboard:u0\|scancode\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.352 ns" { Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 33.44 % ) " "Info: Total cell delay = 2.436 ns ( 33.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.849 ns ( 66.56 % ) " "Info: Total interconnect delay = 4.849 ns ( 66.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.285 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.285 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.986ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 3.328 ns - Shortest register " "Info: - Shortest clock path from clock \"fclk\" to source register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|code\[3\] 3 REG LCFF_X4_Y21_N5 3 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N5; Fanout = 3; REG Node = 'Keyboard:u0\|code\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|code[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.285 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.285 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.986ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.031 ns - Shortest register register " "Info: - Shortest register to register delay is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Keyboard:u0\|code\[3\] 1 REG LCFF_X4_Y21_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N5; Fanout = 3; REG Node = 'Keyboard:u0\|code\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u0|code[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.825 ns) + CELL(0.206 ns) 3.031 ns Keyboard:u0\|scancode\[3\] 2 REG LCCOMB_X20_Y3_N14 10 " "Info: 2: + IC(2.825 ns) + CELL(0.206 ns) = 3.031 ns; Loc. = LCCOMB_X20_Y3_N14; Fanout = 10; REG Node = 'Keyboard:u0\|scancode\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.031 ns" { Keyboard:u0|code[3] Keyboard:u0|scancode[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.206 ns ( 6.80 % ) " "Info: Total cell delay = 0.206 ns ( 6.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.825 ns ( 93.20 % ) " "Info: Total interconnect delay = 2.825 ns ( 93.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.031 ns" { Keyboard:u0|code[3] Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.031 ns" { Keyboard:u0|code[3] {} Keyboard:u0|scancode[3] {} } { 0.000ns 2.825ns } { 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 18 -1 0 } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.285 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.285 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.986ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.031 ns" { Keyboard:u0|code[3] Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.031 ns" { Keyboard:u0|code[3] {} Keyboard:u0|scancode[3] {} } { 0.000ns 2.825ns } { 0.000ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Keyboard:u0\|clk1 clkin fclk 4.964 ns register " "Info: tsu for register \"Keyboard:u0\|clk1\" (data pin = \"clkin\", clock pin = \"fclk\") is 4.964 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.332 ns + Longest pin register " "Info: + Longest pin to register delay is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clkin 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'clkin'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.948 ns) + CELL(0.460 ns) 8.332 ns Keyboard:u0\|clk1 2 REG LCFF_X4_Y21_N7 5 " "Info: 2: + IC(6.948 ns) + CELL(0.460 ns) = 8.332 ns; Loc. = LCFF_X4_Y21_N7; Fanout = 5; REG Node = 'Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.408 ns" { clkin Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 16.61 % ) " "Info: Total cell delay = 1.384 ns ( 16.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.948 ns ( 83.39 % ) " "Info: Total interconnect delay = 6.948 ns ( 83.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.332 ns" { clkin Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.332 ns" { clkin {} clkin~combout {} Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 6.948ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.328 ns - Shortest register " "Info: - Shortest clock path from clock \"fclk\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|clk1 3 REG LCFF_X4_Y21_N7 5 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N7; Fanout = 5; REG Node = 'Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.332 ns" { clkin Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.332 ns" { clkin {} clkin~combout {} Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 6.948ns } { 0.000ns 0.924ns 0.460ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fclk wasd\[2\] KeyboardDecoder:u5\|lwasdPressed\[2\] 15.192 ns register " "Info: tco from clock \"fclk\" to destination pin \"wasd\[2\]\" through register \"KeyboardDecoder:u5\|lwasdPressed\[2\]\" is 15.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 7.089 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to source register is 7.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.970 ns) 3.379 ns Keyboard:u0\|loe 2 REG LCFF_X3_Y21_N5 1 " "Info: 2: + IC(1.309 ns) + CELL(0.970 ns) = 3.379 ns; Loc. = LCFF_X3_Y21_N5; Fanout = 1; REG Node = 'Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.279 ns" { fclk Keyboard:u0|loe } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.000 ns) 4.933 ns Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.554 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { Keyboard:u0|loe Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.666 ns) 7.089 ns KeyboardDecoder:u5\|lwasdPressed\[2\] 4 REG LCFF_X20_Y3_N21 2 " "Info: 4: + IC(1.490 ns) + CELL(0.666 ns) = 7.089 ns; Loc. = LCFF_X20_Y3_N21; Fanout = 2; REG Node = 'KeyboardDecoder:u5\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.156 ns" { Keyboard:u0|loe~clkctrl KeyboardDecoder:u5|lwasdPressed[2] } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.60 % ) " "Info: Total cell delay = 2.736 ns ( 38.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.353 ns ( 61.40 % ) " "Info: Total interconnect delay = 4.353 ns ( 61.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.089 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl KeyboardDecoder:u5|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.089 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} KeyboardDecoder:u5|lwasdPressed[2] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.490ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.799 ns + Longest register pin " "Info: + Longest register to pin delay is 7.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KeyboardDecoder:u5\|lwasdPressed\[2\] 1 REG LCFF_X20_Y3_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y3_N21; Fanout = 2; REG Node = 'KeyboardDecoder:u5\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardDecoder:u5|lwasdPressed[2] } "NODE_NAME" } } { "keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/keyboarddecoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.573 ns) + CELL(3.226 ns) 7.799 ns wasd\[2\] 2 PIN PIN_AD22 0 " "Info: 2: + IC(4.573 ns) + CELL(3.226 ns) = 7.799 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'wasd\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] wasd[2] } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 41.36 % ) " "Info: Total cell delay = 3.226 ns ( 41.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.573 ns ( 58.64 % ) " "Info: Total interconnect delay = 4.573 ns ( 58.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] wasd[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] {} wasd[2] {} } { 0.000ns 4.573ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.089 ns" { fclk Keyboard:u0|loe Keyboard:u0|loe~clkctrl KeyboardDecoder:u5|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.089 ns" { fclk {} fclk~combout {} Keyboard:u0|loe {} Keyboard:u0|loe~clkctrl {} KeyboardDecoder:u5|lwasdPressed[2] {} } { 0.000ns 0.000ns 1.309ns 1.554ns 1.490ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] wasd[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.799 ns" { KeyboardDecoder:u5|lwasdPressed[2] {} wasd[2] {} } { 0.000ns 4.573ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Keyboard:u0\|data datain fclk -4.651 ns register " "Info: th for register \"Keyboard:u0\|data\" (data pin = \"datain\", clock pin = \"fclk\") is -4.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.328 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns Keyboard:u0\|data 3 REG LCFF_X4_Y21_N3 12 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X4_Y21_N3; Fanout = 12; REG Node = 'Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.093 ns" { fclk~clkctrl Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.285 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'datain'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.901 ns) + CELL(0.460 ns) 8.285 ns Keyboard:u0\|data 2 REG LCFF_X4_Y21_N3 12 " "Info: 2: + IC(6.901 ns) + CELL(0.460 ns) = 8.285 ns; Loc. = LCFF_X4_Y21_N3; Fanout = 12; REG Node = 'Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.361 ns" { datain Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/keydecoder/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 16.70 % ) " "Info: Total cell delay = 1.384 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.901 ns ( 83.30 % ) " "Info: Total interconnect delay = 6.901 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.285 ns" { datain Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.285 ns" { datain {} datain~combout {} Keyboard:u0|data {} } { 0.000ns 0.000ns 6.901ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.328 ns" { fclk fclk~clkctrl Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.328 ns" { fclk {} fclk~combout {} fclk~clkctrl {} Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.285 ns" { datain Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.285 ns" { datain {} datain~combout {} Keyboard:u0|data {} } { 0.000ns 0.000ns 6.901ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 11:15:09 2017 " "Info: Processing ended: Tue May 16 11:15:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
