
*** Running vivado
    with args -log Power_Monitor.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Power_Monitor.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Power_Monitor.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/iqbal.ha'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/iqbal.ha' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/iqbal.ha/Power_Monitor/Power_Monitor.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'neu.edu:user:Power_Monitor:1.0'. The one found in IP location 'c:/Users/iqbal.ha/Documents/FPGA_AES_Accelerator/Project_Update_Final/Hacking_Time/AES_Power_Monitor_Vivado/AES_Power_Monitor_Vivado.srcs/sources_1/imports/new' will take precedence over the same IP in locations: 
   c:/Users/iqbal.ha
   c:/Users/iqbal.ha/Documents/FPGA_AES_Accelerator/Project_Update_Final/Hacking_Time/Power_Monitor2
   c:/Users/iqbal.ha/Documents/FPGA_AES_Accelerator/Project_Update_Final/Hacking_Time/Power_Monitor2/src
   c:/Users/iqbal.ha/Documents/FPGA_AES_Accelerator/Project_Update_Final/Hacking_Time/Power_MonitorV2/Power_MonitorV2.srcs
Command: link_design -top Power_Monitor -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1636.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'DRC' is not supported in the xdc constraint file. [C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc:1]
Finished Parsing XDC File [C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1636.699 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.806 . Memory (MB): peak = 1636.699 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 142ca1a2c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1875.164 ; gain = 238.465

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 142ca1a2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2186.801 ; gain = 0.109
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16babdc3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 2186.801 ; gain = 0.109
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 116da8cb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2186.801 ; gain = 0.109
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 800 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG RO[0]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[0]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[1]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[1]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[2]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[2]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[3]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[3]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[4]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[4]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[5]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[5]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[6]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[6]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[7]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[7]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[8]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[8]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-194] Inserted BUFG RO[9]/nolabel_line64/nolabel_line78/out_BUFG_inst to drive 33 load(s) on clock net RO[9]/nolabel_line64/nolabel_line78/out_BUFG
INFO: [Opt 31-193] Inserted 10 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 18d1256bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2186.801 ; gain = 0.109
INFO: [Opt 31-662] Phase BUFG optimization created 10 cells of which 10 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18d1256bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.258 . Memory (MB): peak = 2186.801 ; gain = 0.109
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18d1256bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 2186.801 ; gain = 0.109
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                             64  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                            800  |
|  BUFG optimization            |              10  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2186.801 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 144f202f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.475 . Memory (MB): peak = 2186.801 ; gain = 0.109

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 144f202f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2186.801 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 144f202f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 144f202f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2186.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2186.801 ; gain = 550.102
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.runs/impl_1/Power_Monitor_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Power_Monitor_drc_opted.rpt -pb Power_Monitor_drc_opted.pb -rpx Power_Monitor_drc_opted.rpx
Command: report_drc -file Power_Monitor_drc_opted.rpt -pb Power_Monitor_drc_opted.pb -rpx Power_Monitor_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.runs/impl_1/Power_Monitor_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2234.762 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f1f94fef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2234.762 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 104893fb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.589 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11a033713

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11a033713

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.781 . Memory (MB): peak = 2234.762 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11a033713

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.784 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11a033713

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.786 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11a033713

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11a033713

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 1515aa700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.762 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1515aa700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1515aa700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ef26edb7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19e1da167

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19e1da167

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 22b7f025e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.762 ; gain = 0.000
Phase 3.5 Small Shape Detail Placement | Checksum: 22b7f025e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22b7f025e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22b7f025e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22b7f025e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 22b7f025e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22b7f025e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22b7f025e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22b7f025e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2234.762 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22b7f025e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000
Ending Placer Task | Checksum: 1633725a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 2234.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.runs/impl_1/Power_Monitor_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Power_Monitor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2234.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Power_Monitor_utilization_placed.rpt -pb Power_Monitor_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Power_Monitor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2234.762 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2235.664 ; gain = 0.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.runs/impl_1/Power_Monitor_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 713dd5b7 ConstDB: 0 ShapeSum: f1f94fef RouteDB: 0
Post Restoration Checksum: NetGraph: 1280ab9f NumContArr: 26b3294a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 3933d4e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2337.852 ; gain = 93.086

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3933d4e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2344.418 ; gain = 99.652

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3933d4e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2344.418 ; gain = 99.652
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3411
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3411
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f9ac4ed5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f9ac4ed5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145
Phase 3 Initial Routing | Checksum: da58d2e8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 111dbe85f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145
Phase 4 Rip-up And Reroute | Checksum: 111dbe85f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 111dbe85f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 111dbe85f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145
Phase 6 Post Hold Fix | Checksum: 111dbe85f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.529253 %
  Global Horizontal Routing Utilization  = 0.724138 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 111dbe85f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 111dbe85f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.910 ; gain = 119.145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11ee6dd55

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2363.910 ; gain = 119.145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2363.910 ; gain = 119.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2363.910 ; gain = 128.246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2374.508 ; gain = 6.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.runs/impl_1/Power_Monitor_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Power_Monitor_drc_routed.rpt -pb Power_Monitor_drc_routed.pb -rpx Power_Monitor_drc_routed.rpx
Command: report_drc -file Power_Monitor_drc_routed.rpt -pb Power_Monitor_drc_routed.pb -rpx Power_Monitor_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.runs/impl_1/Power_Monitor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Power_Monitor_methodology_drc_routed.rpt -pb Power_Monitor_methodology_drc_routed.pb -rpx Power_Monitor_methodology_drc_routed.rpx
Command: report_methodology -file Power_Monitor_methodology_drc_routed.rpt -pb Power_Monitor_methodology_drc_routed.pb -rpx Power_Monitor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/iqbal.ha/Power_Monitor/Power_Monitor.runs/impl_1/Power_Monitor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Power_Monitor_power_routed.rpt -pb Power_Monitor_power_summary_routed.pb -rpx Power_Monitor_power_routed.rpx
Command: report_power -file Power_Monitor_power_routed.rpt -pb Power_Monitor_power_summary_routed.pb -rpx Power_Monitor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Power_Monitor_route_status.rpt -pb Power_Monitor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Power_Monitor_timing_summary_routed.rpt -pb Power_Monitor_timing_summary_routed.pb -rpx Power_Monitor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Power_Monitor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Power_Monitor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Power_Monitor_bus_skew_routed.rpt -pb Power_Monitor_bus_skew_routed.pb -rpx Power_Monitor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 10:33:17 2024...
