graph G1
node N1 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L1: "AddSubtract" {
		layout [ size: 72, 15 ]
	}
	port P1 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P2 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P3 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N2 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L2: "Gaussian" {
		layout [ size: 56, 15 ]
	}
	port P4 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P5 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P6 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P7 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N3 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L3: "BooleanToAnything" {
		layout [ size: 112, 15 ]
	}
	port P8 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P9 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N4 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L4: "Bernoulli" {
		layout [ size: 50, 15 ]
	}
	port P10 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P11 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N5 {
	layout [ size: 202, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L5: "SampleDelay" {
		layout [ size: 77, 15 ]
	}
	port P12 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P13 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N6 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L6: "AddSubtract2" {
		layout [ size: 80, 15 ]
	}
	port P14 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P15 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P16 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N7 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L7: "BooleanToAnything3" {
		layout [ size: 119, 15 ]
	}
	port P17 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P18 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N8 {
	layout [ size: 61, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L8: "Comparator" {
		layout [ size: 68, 15 ]
	}
	port P19 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P20 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P21 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N9 {
	layout [ size: 29, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L9: "Const" {
		layout [ size: 34, 15 ]
	}
	port P22 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P23 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N10 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L10: "Errors on Coded Channel" {
		layout [ size: 145, 15 ]
	}
	port P24 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N11 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L11: "Error Rate on Coded Channel" {
		layout [ size: 169, 15 ]
	}
	port P25 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N12 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L12: "Errors on Uncoded Channel" {
		layout [ size: 159, 15 ]
	}
	port P26 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N13 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L13: "Error Rate on Uncoded Channel" {
		layout [ size: 183, 15 ]
	}
	port P27 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N14 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L14: "ConvolutionalCoder" {
		layout [ size: 111, 15 ]
	}
	port P28 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P29 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N15 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L15: "Gaussian2" {
		layout [ size: 63, 15 ]
	}
	port P30 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P31 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P32 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P33 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N16 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L16: "ViterbiDecoder2" {
		layout [ size: 93, 15 ]
	}
	port P34 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P35 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N17 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L17: "Accumulator" {
		layout [ size: 74, 15 ]
	}
	port P36 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P37 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P38 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N18 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L18: "BooleanToAnything" {
		layout [ size: 112, 15 ]
	}
	port P39 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P40 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N19 {
	layout [ size: 29, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L19: "LogicFunction" {
		layout [ size: 82, 15 ]
	}
	port P41 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P42 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N20 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L20: "Ramp" {
		layout [ size: 35, 15 ]
	}
	port P43 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P44 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P45 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N21 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L21: "MultiplyDivide" {
		layout [ size: 80, 15 ]
	}
	port P46 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P47 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P48 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N22 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L22: "Accumulator" {
		layout [ size: 74, 15 ]
	}
	port P49 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P50 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P51 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N23 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L23: "BooleanToAnything" {
		layout [ size: 112, 15 ]
	}
	port P52 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P53 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N24 {
	layout [ size: 29, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L24: "LogicFunction" {
		layout [ size: 82, 15 ]
	}
	port P54 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P55 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N25 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L25: "Ramp" {
		layout [ size: 35, 15 ]
	}
	port P56 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P57 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P58 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N26 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L26: "MultiplyDivide" {
		layout [ size: 80, 15 ]
	}
	port P59 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P60 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P61 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
edge E1: N1.P3 -> N16.P34
edge E2: N2.P4 -> N1.P1
edge E3: N3.P9 -> N1.P1
edge E4: N4.P10 -> N5.P12
edge E5: N4.P10 -> N7.P17
edge E6: N4.P10 -> N14.P28
edge E7: N4.P10 -> N24.P54
edge E8: N4.P10 -> N25.P57
edge E9: N5.P13 -> N19.P41
edge E10: N5.P13 -> N20.P44
edge E11: N6.P16 -> N8.P19
edge E12: N7.P18 -> N6.P14
edge E13: N8.P21 -> N24.P54
edge E14: N9.P22 -> N8.P20
edge E15: N14.P29 -> N3.P8
edge E16: N15.P30 -> N6.P14
edge E17: N16.P35 -> N19.P41
edge E18: N17.P37 -> N21.P46
edge E19: N17.P37 -> N10.P24
edge E20: N18.P40 -> N17.P36
edge E21: N19.P42 -> N18.P39
edge E22: N20.P43 -> N21.P47
edge E23: N21.P48 -> N11.P25
edge E24: N22.P50 -> N26.P59
edge E25: N22.P50 -> N12.P26
edge E26: N23.P53 -> N22.P49
edge E27: N24.P55 -> N23.P52
edge E28: N25.P56 -> N26.P60
edge E29: N26.P61 -> N13.P27
