|DEMO_A
CLK_50M => CLK_50M.IN1
RSTn => RSTn.IN1
key_in[0] => key_in[0].IN1
key_in[1] => key_in[1].IN1
key_in[2] => key_in[2].IN1
rx => rx.IN1
tx <= rtc_test:u1.tx
DS1302_RST <= rtc_test:u1.DS1302_RST
DS1302_SCLK <= rtc_test:u1.DS1302_SCLK
DS1302_SIO <> rtc_test:u1.DS1302_SIO
led[0] <= led_test:u2.led
led[1] <= led_test:u2.led
led[2] <= led_test:u2.led
led[3] <= led_test:u2.led
S_CLK <= sd_sdram_vga:u3.S_CLK
S_CKE <= sd_sdram_vga:u3.S_CKE
S_NCS <= sd_sdram_vga:u3.S_NCS
S_NWE <= sd_sdram_vga:u3.S_NWE
S_NCAS <= sd_sdram_vga:u3.S_NCAS
S_NRAS <= sd_sdram_vga:u3.S_NRAS
S_DQM[0] <= sd_sdram_vga:u3.S_DQM
S_DQM[1] <= sd_sdram_vga:u3.S_DQM
S_BA[0] <= sd_sdram_vga:u3.S_BA
S_BA[1] <= sd_sdram_vga:u3.S_BA
S_A[0] <= sd_sdram_vga:u3.S_A
S_A[1] <= sd_sdram_vga:u3.S_A
S_A[2] <= sd_sdram_vga:u3.S_A
S_A[3] <= sd_sdram_vga:u3.S_A
S_A[4] <= sd_sdram_vga:u3.S_A
S_A[5] <= sd_sdram_vga:u3.S_A
S_A[6] <= sd_sdram_vga:u3.S_A
S_A[7] <= sd_sdram_vga:u3.S_A
S_A[8] <= sd_sdram_vga:u3.S_A
S_A[9] <= sd_sdram_vga:u3.S_A
S_A[10] <= sd_sdram_vga:u3.S_A
S_A[11] <= sd_sdram_vga:u3.S_A
S_A[12] <= sd_sdram_vga:u3.S_A
S_DB[0] <> sd_sdram_vga:u3.S_DB
S_DB[1] <> sd_sdram_vga:u3.S_DB
S_DB[2] <> sd_sdram_vga:u3.S_DB
S_DB[3] <> sd_sdram_vga:u3.S_DB
S_DB[4] <> sd_sdram_vga:u3.S_DB
S_DB[5] <> sd_sdram_vga:u3.S_DB
S_DB[6] <> sd_sdram_vga:u3.S_DB
S_DB[7] <> sd_sdram_vga:u3.S_DB
S_DB[8] <> sd_sdram_vga:u3.S_DB
S_DB[9] <> sd_sdram_vga:u3.S_DB
S_DB[10] <> sd_sdram_vga:u3.S_DB
S_DB[11] <> sd_sdram_vga:u3.S_DB
S_DB[12] <> sd_sdram_vga:u3.S_DB
S_DB[13] <> sd_sdram_vga:u3.S_DB
S_DB[14] <> sd_sdram_vga:u3.S_DB
S_DB[15] <> sd_sdram_vga:u3.S_DB
vga_hs <= sd_sdram_vga:u3.vga_hs
vga_vs <= sd_sdram_vga:u3.vga_vs
vga_red[0] <= sd_sdram_vga:u3.vga_red
vga_red[1] <= sd_sdram_vga:u3.vga_red
vga_red[2] <= sd_sdram_vga:u3.vga_red
vga_red[3] <= sd_sdram_vga:u3.vga_red
vga_red[4] <= sd_sdram_vga:u3.vga_red
vga_green[0] <= sd_sdram_vga:u3.vga_green
vga_green[1] <= sd_sdram_vga:u3.vga_green
vga_green[2] <= sd_sdram_vga:u3.vga_green
vga_green[3] <= sd_sdram_vga:u3.vga_green
vga_green[4] <= sd_sdram_vga:u3.vga_green
vga_green[5] <= sd_sdram_vga:u3.vga_green
vga_blue[0] <= sd_sdram_vga:u3.vga_blue
vga_blue[1] <= sd_sdram_vga:u3.vga_blue
vga_blue[2] <= sd_sdram_vga:u3.vga_blue
vga_blue[3] <= sd_sdram_vga:u3.vga_blue
vga_blue[4] <= sd_sdram_vga:u3.vga_blue
SD_clk <= sd_sdram_vga:u3.SD_clk
SD_cs <= sd_sdram_vga:u3.SD_cs
SD_datain <= sd_sdram_vga:u3.SD_datain
SD_dataout => SD_dataout.IN1
SMG_Data[0] <= smg_interface_demo:u4.SMG_Data
SMG_Data[1] <= smg_interface_demo:u4.SMG_Data
SMG_Data[2] <= smg_interface_demo:u4.SMG_Data
SMG_Data[3] <= smg_interface_demo:u4.SMG_Data
SMG_Data[4] <= smg_interface_demo:u4.SMG_Data
SMG_Data[5] <= smg_interface_demo:u4.SMG_Data
SMG_Data[6] <= smg_interface_demo:u4.SMG_Data
SMG_Data[7] <= smg_interface_demo:u4.SMG_Data
Scan_Sig[0] <= smg_interface_demo:u4.Scan_Sig
Scan_Sig[1] <= smg_interface_demo:u4.Scan_Sig
Scan_Sig[2] <= smg_interface_demo:u4.Scan_Sig
Scan_Sig[3] <= smg_interface_demo:u4.Scan_Sig
Scan_Sig[4] <= smg_interface_demo:u4.Scan_Sig
Scan_Sig[5] <= smg_interface_demo:u4.Scan_Sig
Pin_Out <= sos_generator_module:u5.Pin_Out


|DEMO_A|system_ctrl:u_system_ctrl
clk => clk.IN1
rst_n => delay_done.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => _.IN1
sys_rst_n <= delay_done.DB_MAX_OUTPUT_PORT_TYPE
clk_c0 <= sdram_pll:u_sdram_pll.c0
clk_c1 <= sdram_pll:u_sdram_pll.c1
clk_c2 <= sdram_pll:u_sdram_pll.c2
clk_c3 <= sdram_pll:u_sdram_pll.c3
clk_c4 <= sdram_pll:u_sdram_pll.c4


|DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll
areset => areset.IN1
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
inclk[0] => sdram_pll_altpll1:auto_generated.inclk[0]
inclk[1] => sdram_pll_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => sdram_pll_altpll1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= sdram_pll_altpll1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|rtc_test:u1
CLK_50M => CLK_50M.IN2
RSTn => RSTn.IN1
rx => ~NO_FANOUT~
tx <= uarttx:u1.tx
DS1302_RST <= rtc_time:U2.RST
DS1302_SCLK <= rtc_time:U2.SCLK
DS1302_SIO <> rtc_time:U2.SIO


|DEMO_A|rtc_test:u1|clkdiv:u0
clk50 => cnt[0].CLK
clk50 => cnt[1].CLK
clk50 => cnt[2].CLK
clk50 => cnt[3].CLK
clk50 => cnt[4].CLK
clk50 => cnt[5].CLK
clk50 => cnt[6].CLK
clk50 => cnt[7].CLK
clk50 => cnt[8].CLK
clk50 => cnt[9].CLK
clk50 => cnt[10].CLK
clk50 => cnt[11].CLK
clk50 => cnt[12].CLK
clk50 => cnt[13].CLK
clk50 => cnt[14].CLK
clk50 => cnt[15].CLK
clk50 => clkout~reg0.CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|rtc_test:u1|uarttx:u1
clk => presult.CLK
clk => idle~reg0.CLK
clk => tx~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => send.CLK
clk => wrsigrise.CLK
clk => wrsigbuf.CLK
datain[0] => Selector5.IN21
datain[0] => Selector7.IN16
datain[1] => presult.IN1
datain[1] => Selector5.IN20
datain[2] => presult.IN1
datain[2] => Selector5.IN19
datain[3] => presult.IN1
datain[3] => Selector5.IN18
datain[4] => presult.IN1
datain[4] => Selector5.IN17
datain[5] => presult.IN1
datain[5] => Selector5.IN16
datain[6] => presult.IN1
datain[6] => Selector5.IN15
datain[7] => presult.IN1
datain[7] => Selector5.IN14
wrsig => wrsigrise.IN1
wrsig => wrsigbuf.DATAIN
idle <= idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|rtc_test:u1|rtc_time:U2
CLK => CLK.IN1
RSTn => RSTn.IN1
Time_second[0] <= Time_second[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[1] <= Time_second[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[2] <= Time_second[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[3] <= Time_second[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[4] <= Time_second[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[5] <= Time_second[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[6] <= Time_second[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_second[7] <= Time_second[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[0] <= Time_munite[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[1] <= Time_munite[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[2] <= Time_munite[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[3] <= Time_munite[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[4] <= Time_munite[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[5] <= Time_munite[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[6] <= Time_munite[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_munite[7] <= Time_munite[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[0] <= Time_hour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[1] <= Time_hour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[2] <= Time_hour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[3] <= Time_hour[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[4] <= Time_hour[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[5] <= Time_hour[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[6] <= Time_hour[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Time_hour[7] <= Time_hour[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST <= ds1302_module:U1.RST
SCLK <= ds1302_module:U1.SCLK
SIO <> ds1302_module:U1.SIO


|DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1
CLK => CLK.IN2
RSTn => RSTn.IN2
Start_Sig[0] => Start_Sig[0].IN1
Start_Sig[1] => Start_Sig[1].IN1
Start_Sig[2] => Start_Sig[2].IN1
Start_Sig[3] => Start_Sig[3].IN1
Start_Sig[4] => Start_Sig[4].IN1
Start_Sig[5] => Start_Sig[5].IN1
Start_Sig[6] => Start_Sig[6].IN1
Start_Sig[7] => Start_Sig[7].IN1
Done_Sig <= cmd_control:U1.Done_Sig
Time_Write_Data[0] => Time_Write_Data[0].IN1
Time_Write_Data[1] => Time_Write_Data[1].IN1
Time_Write_Data[2] => Time_Write_Data[2].IN1
Time_Write_Data[3] => Time_Write_Data[3].IN1
Time_Write_Data[4] => Time_Write_Data[4].IN1
Time_Write_Data[5] => Time_Write_Data[5].IN1
Time_Write_Data[6] => Time_Write_Data[6].IN1
Time_Write_Data[7] => Time_Write_Data[7].IN1
Time_Read_Data[0] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[1] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[2] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[3] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[4] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[5] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[6] <= cmd_control:U1.Time_Read_Data
Time_Read_Data[7] <= cmd_control:U1.Time_Read_Data
RST <= i2c_com:U2.RST
SCLK <= i2c_com:U2.SCLK
SIO <> i2c_com:U2.SIO


|DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1
CLK => isDone.CLK
CLK => isStart[0].CLK
CLK => isStart[1].CLK
CLK => rRead[0].CLK
CLK => rRead[1].CLK
CLK => rRead[2].CLK
CLK => rRead[3].CLK
CLK => rRead[4].CLK
CLK => rRead[5].CLK
CLK => rRead[6].CLK
CLK => rRead[7].CLK
CLK => i[0].CLK
CLK => i[1].CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
RSTn => rData[0].ACLR
RSTn => rData[1].ACLR
RSTn => rData[2].ACLR
RSTn => rData[3].ACLR
RSTn => rData[4].ACLR
RSTn => rData[5].ACLR
RSTn => rData[6].ACLR
RSTn => rData[7].ACLR
RSTn => rAddr[0].ACLR
RSTn => rAddr[1].ACLR
RSTn => rAddr[2].ACLR
RSTn => rAddr[3].ACLR
RSTn => rAddr[4].ACLR
RSTn => rAddr[5].ACLR
RSTn => rAddr[6].ACLR
RSTn => rAddr[7].ACLR
RSTn => isDone.ACLR
RSTn => isStart[0].ACLR
RSTn => isStart[1].ACLR
RSTn => rRead[0].ACLR
RSTn => rRead[1].ACLR
RSTn => rRead[2].ACLR
RSTn => rRead[3].ACLR
RSTn => rRead[4].ACLR
RSTn => rRead[5].ACLR
RSTn => rRead[6].ACLR
RSTn => rRead[7].ACLR
RSTn => i[0].ACLR
RSTn => i[1].ACLR
Start_Sig[0] => Decoder0.IN7
Start_Sig[0] => WideOr12.IN0
Start_Sig[1] => Decoder0.IN6
Start_Sig[1] => WideOr12.IN1
Start_Sig[2] => Decoder0.IN5
Start_Sig[2] => WideOr12.IN2
Start_Sig[3] => Decoder0.IN4
Start_Sig[3] => WideOr11.IN0
Start_Sig[4] => Decoder0.IN3
Start_Sig[4] => WideOr11.IN1
Start_Sig[5] => Decoder0.IN2
Start_Sig[5] => WideOr11.IN2
Start_Sig[6] => Decoder0.IN1
Start_Sig[6] => WideOr11.IN3
Start_Sig[7] => Decoder0.IN0
Start_Sig[7] => WideOr11.IN4
Done_Sig <= isDone.DB_MAX_OUTPUT_PORT_TYPE
Time_Write_Data[0] => Selector11.IN4
Time_Write_Data[1] => Selector10.IN4
Time_Write_Data[2] => Selector9.IN4
Time_Write_Data[3] => Selector8.IN4
Time_Write_Data[4] => Selector7.IN4
Time_Write_Data[5] => Selector6.IN4
Time_Write_Data[6] => Selector5.IN4
Time_Write_Data[7] => Selector4.IN6
Time_Read_Data[0] <= rRead[0].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[1] <= rRead[1].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[2] <= rRead[2].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[3] <= rRead[3].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[4] <= rRead[4].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[5] <= rRead[5].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[6] <= rRead[6].DB_MAX_OUTPUT_PORT_TYPE
Time_Read_Data[7] <= rRead[7].DB_MAX_OUTPUT_PORT_TYPE
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => rRead.OUTPUTSELECT
Access_Done_Sig => i.OUTPUTSELECT
Access_Done_Sig => i.OUTPUTSELECT
Access_Done_Sig => isStart.DATAB
Access_Done_Sig => isStart.DATAB
Access_Start_Sig[0] <= isStart[0].DB_MAX_OUTPUT_PORT_TYPE
Access_Start_Sig[1] <= isStart[1].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[0] => rRead.DATAB
Read_Data[1] => rRead.DATAB
Read_Data[2] => rRead.DATAB
Read_Data[3] => rRead.DATAB
Read_Data[4] => rRead.DATAB
Read_Data[5] => rRead.DATAB
Read_Data[6] => rRead.DATAB
Read_Data[7] => rRead.DATAB
Words_Addr[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
Words_Addr[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
Write_Data[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2
CLK => isDone.CLK
CLK => isOut.CLK
CLK => rSIO.CLK
CLK => rRST.CLK
CLK => rSCLK.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => i[0].CLK
CLK => i[1].CLK
CLK => i[2].CLK
CLK => i[3].CLK
CLK => i[4].CLK
CLK => i[5].CLK
CLK => Count1[0].CLK
CLK => Count1[1].CLK
CLK => Count1[2].CLK
CLK => Count1[3].CLK
CLK => Count1[4].CLK
RSTn => isDone.ACLR
RSTn => isOut.ACLR
RSTn => rSIO.ACLR
RSTn => rRST.ACLR
RSTn => rSCLK.ACLR
RSTn => rData[0].ACLR
RSTn => rData[1].ACLR
RSTn => rData[2].ACLR
RSTn => rData[3].ACLR
RSTn => rData[4].ACLR
RSTn => rData[5].ACLR
RSTn => rData[6].ACLR
RSTn => rData[7].ACLR
RSTn => i[0].ACLR
RSTn => i[1].ACLR
RSTn => i[2].ACLR
RSTn => i[3].ACLR
RSTn => i[4].ACLR
RSTn => i[5].ACLR
RSTn => Count1[0].ACLR
RSTn => Count1[1].ACLR
RSTn => Count1[2].ACLR
RSTn => Count1[3].ACLR
RSTn => Count1[4].ACLR
Start_Sig[0] => always0.IN0
Start_Sig[0] => isDone.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => i.OUTPUTSELECT
Start_Sig[0] => rRST.OUTPUTSELECT
Start_Sig[0] => isOut.OUTPUTSELECT
Start_Sig[0] => rSCLK.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rData.OUTPUTSELECT
Start_Sig[0] => rSIO.OUTPUTSELECT
Start_Sig[1] => always0.IN1
Start_Sig[1] => isDone.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => i.OUTPUTSELECT
Start_Sig[1] => rRST.OUTPUTSELECT
Start_Sig[1] => rSCLK.OUTPUTSELECT
Start_Sig[1] => rSIO.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => rData.OUTPUTSELECT
Start_Sig[1] => isOut.OUTPUTSELECT
Words_Addr[0] => Selector9.IN3
Words_Addr[0] => Selector27.IN4
Words_Addr[1] => Selector8.IN3
Words_Addr[1] => Selector26.IN4
Words_Addr[2] => Selector7.IN3
Words_Addr[2] => Selector25.IN4
Words_Addr[3] => Selector6.IN3
Words_Addr[3] => Selector24.IN4
Words_Addr[4] => Selector5.IN3
Words_Addr[4] => Selector23.IN4
Words_Addr[5] => Selector4.IN3
Words_Addr[5] => Selector22.IN4
Words_Addr[6] => Selector3.IN3
Words_Addr[6] => Selector21.IN4
Words_Addr[7] => Selector2.IN3
Words_Addr[7] => Selector20.IN4
Write_Data[0] => Selector9.IN4
Write_Data[1] => Selector8.IN4
Write_Data[2] => Selector7.IN4
Write_Data[3] => Selector6.IN4
Write_Data[4] => Selector5.IN4
Write_Data[5] => Selector4.IN4
Write_Data[6] => Selector3.IN4
Write_Data[7] => Selector2.IN4
Read_Data[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
Done_Sig <= isDone.DB_MAX_OUTPUT_PORT_TYPE
RST <= rRST.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= rSCLK.DB_MAX_OUTPUT_PORT_TYPE
SIO <> SIO


|DEMO_A|led_test:u2
clk => led[0]~reg0.CLK
clk => led[1]~reg0.CLK
clk => led[2]~reg0.CLK
clk => led[3]~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
clk => timer[20].CLK
clk => timer[21].CLK
clk => timer[22].CLK
clk => timer[23].CLK
clk => timer[24].CLK
clk => timer[25].CLK
clk => timer[26].CLK
clk => timer[27].CLK
clk => timer[28].CLK
clk => timer[29].CLK
clk => timer[30].CLK
clk => timer[31].CLK
rst_n => timer[0].ACLR
rst_n => timer[1].ACLR
rst_n => timer[2].ACLR
rst_n => timer[3].ACLR
rst_n => timer[4].ACLR
rst_n => timer[5].ACLR
rst_n => timer[6].ACLR
rst_n => timer[7].ACLR
rst_n => timer[8].ACLR
rst_n => timer[9].ACLR
rst_n => timer[10].ACLR
rst_n => timer[11].ACLR
rst_n => timer[12].ACLR
rst_n => timer[13].ACLR
rst_n => timer[14].ACLR
rst_n => timer[15].ACLR
rst_n => timer[16].ACLR
rst_n => timer[17].ACLR
rst_n => timer[18].ACLR
rst_n => timer[19].ACLR
rst_n => timer[20].ACLR
rst_n => timer[21].ACLR
rst_n => timer[22].ACLR
rst_n => timer[23].ACLR
rst_n => timer[24].ACLR
rst_n => timer[25].ACLR
rst_n => timer[26].ACLR
rst_n => timer[27].ACLR
rst_n => timer[28].ACLR
rst_n => timer[29].ACLR
rst_n => timer[30].ACLR
rst_n => timer[31].ACLR
rst_n => led[0]~reg0.ACLR
rst_n => led[1]~reg0.ACLR
rst_n => led[2]~reg0.ACLR
rst_n => led[3]~reg0.ACLR
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3
clk_vga => clk_vga.IN1
clk_ref => clk_ref.IN2
clk_refout => clk_refout.IN1
clk_spi => clk_spi.IN2
rst_n => rst_n.IN2
disp_mode[0] => disp_mode[0].IN1
disp_mode[1] => disp_mode[1].IN1
disp_mode[2] => disp_mode[2].IN1
S_CLK <= sdram_vga_top:u_sdram_vga_top.sdram_clk
S_CKE <= sdram_vga_top:u_sdram_vga_top.sdram_cke
S_NCS <= sdram_vga_top:u_sdram_vga_top.sdram_cs_n
S_NWE <= sdram_vga_top:u_sdram_vga_top.sdram_we_n
S_NCAS <= sdram_vga_top:u_sdram_vga_top.sdram_cas_n
S_NRAS <= sdram_vga_top:u_sdram_vga_top.sdram_ras_n
S_DQM[0] <= sdram_vga_top:u_sdram_vga_top.sdram_ldqm
S_DQM[1] <= sdram_vga_top:u_sdram_vga_top.sdram_udqm
S_BA[0] <= sdram_vga_top:u_sdram_vga_top.sdram_ba
S_BA[1] <= sdram_vga_top:u_sdram_vga_top.sdram_ba
S_A[0] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[1] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[2] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[3] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[4] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[5] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[6] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[7] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[8] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[9] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[10] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[11] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[12] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_DB[0] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[1] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[2] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[3] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[4] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[5] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[6] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[7] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[8] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[9] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[10] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[11] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[12] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[13] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[14] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[15] <> sdram_vga_top:u_sdram_vga_top.sdram_data
vga_hs <= sdram_vga_top:u_sdram_vga_top.lcd_hs
vga_vs <= sdram_vga_top:u_sdram_vga_top.lcd_vs
vga_red[0] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_red[1] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_red[2] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_red[3] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_red[4] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_green[0] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_green[1] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_green[2] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_green[3] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_green[4] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_green[5] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_blue[0] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_blue[1] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_blue[2] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_blue[3] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
vga_blue[4] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
SD_clk <= clk_spi.DB_MAX_OUTPUT_PORT_TYPE
SD_cs <= SD_TOP:u_SD_TOP.SD_cs
SD_datain <= SD_TOP:u_SD_TOP.SD_datain
SD_dataout => SD_dataout.IN1


|DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP
clk => ~NO_FANOUT~
sd_rst_n => sd_rst_n.IN1
SD_clk => SD_clk.IN2
SD_cs <= SD_cs.DB_MAX_OUTPUT_PORT_TYPE
SD_datain <= SD_datain.DB_MAX_OUTPUT_PORT_TYPE
SD_dataout => SD_dataout.IN2
sd_valid <= SD_read:SD_read_inst.myvalid_o
sd_data[0] <= SD_read:SD_read_inst.mydata_o
sd_data[1] <= SD_read:SD_read_inst.mydata_o
sd_data[2] <= SD_read:SD_read_inst.mydata_o
sd_data[3] <= SD_read:SD_read_inst.mydata_o
sd_data[4] <= SD_read:SD_read_inst.mydata_o
sd_data[5] <= SD_read:SD_read_inst.mydata_o
sd_data[6] <= SD_read:SD_read_inst.mydata_o
sd_data[7] <= SD_read:SD_read_inst.mydata_o
sd_data[8] <= SD_read:SD_read_inst.mydata_o
sd_data[9] <= SD_read:SD_read_inst.mydata_o
sd_data[10] <= SD_read:SD_read_inst.mydata_o
sd_data[11] <= SD_read:SD_read_inst.mydata_o
sd_data[12] <= SD_read:SD_read_inst.mydata_o
sd_data[13] <= SD_read:SD_read_inst.mydata_o
sd_data[14] <= SD_read:SD_read_inst.mydata_o
sd_data[15] <= SD_read:SD_read_inst.mydata_o
init_o <= init_o.DB_MAX_OUTPUT_PORT_TYPE
pic_read_done <= SD_read:SD_read_inst.picture_store


|DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst
rst_n => reset.PRESET
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
SD_clk => en.CLK
SD_clk => aa[0].CLK
SD_clk => aa[1].CLK
SD_clk => aa[2].CLK
SD_clk => aa[3].CLK
SD_clk => aa[4].CLK
SD_clk => aa[5].CLK
SD_clk => rx_valid.CLK
SD_clk => rx[0]~reg0.CLK
SD_clk => rx[1]~reg0.CLK
SD_clk => rx[2]~reg0.CLK
SD_clk => rx[3]~reg0.CLK
SD_clk => rx[4]~reg0.CLK
SD_clk => rx[5]~reg0.CLK
SD_clk => rx[6]~reg0.CLK
SD_clk => rx[7]~reg0.CLK
SD_clk => rx[8]~reg0.CLK
SD_clk => rx[9]~reg0.CLK
SD_clk => rx[10]~reg0.CLK
SD_clk => rx[11]~reg0.CLK
SD_clk => rx[12]~reg0.CLK
SD_clk => rx[13]~reg0.CLK
SD_clk => rx[14]~reg0.CLK
SD_clk => rx[15]~reg0.CLK
SD_clk => rx[16]~reg0.CLK
SD_clk => rx[17]~reg0.CLK
SD_clk => rx[18]~reg0.CLK
SD_clk => rx[19]~reg0.CLK
SD_clk => rx[20]~reg0.CLK
SD_clk => rx[21]~reg0.CLK
SD_clk => rx[22]~reg0.CLK
SD_clk => rx[23]~reg0.CLK
SD_clk => rx[24]~reg0.CLK
SD_clk => rx[25]~reg0.CLK
SD_clk => rx[26]~reg0.CLK
SD_clk => rx[27]~reg0.CLK
SD_clk => rx[28]~reg0.CLK
SD_clk => rx[29]~reg0.CLK
SD_clk => rx[30]~reg0.CLK
SD_clk => rx[31]~reg0.CLK
SD_clk => rx[32]~reg0.CLK
SD_clk => rx[33]~reg0.CLK
SD_clk => rx[34]~reg0.CLK
SD_clk => rx[35]~reg0.CLK
SD_clk => rx[36]~reg0.CLK
SD_clk => rx[37]~reg0.CLK
SD_clk => rx[38]~reg0.CLK
SD_clk => rx[39]~reg0.CLK
SD_clk => rx[40]~reg0.CLK
SD_clk => rx[41]~reg0.CLK
SD_clk => rx[42]~reg0.CLK
SD_clk => rx[43]~reg0.CLK
SD_clk => rx[44]~reg0.CLK
SD_clk => rx[45]~reg0.CLK
SD_clk => rx[46]~reg0.CLK
SD_clk => rx[47]~reg0.CLK
SD_clk => CMD0[0].CLK
SD_clk => CMD0[1].CLK
SD_clk => CMD0[2].CLK
SD_clk => CMD0[3].CLK
SD_clk => CMD0[4].CLK
SD_clk => CMD0[5].CLK
SD_clk => CMD0[6].CLK
SD_clk => CMD0[7].CLK
SD_clk => CMD0[8].CLK
SD_clk => CMD0[9].CLK
SD_clk => CMD0[10].CLK
SD_clk => CMD0[11].CLK
SD_clk => CMD0[12].CLK
SD_clk => CMD0[13].CLK
SD_clk => CMD0[14].CLK
SD_clk => CMD0[15].CLK
SD_clk => CMD0[16].CLK
SD_clk => CMD0[17].CLK
SD_clk => CMD0[18].CLK
SD_clk => CMD0[19].CLK
SD_clk => CMD0[20].CLK
SD_clk => CMD0[21].CLK
SD_clk => CMD0[22].CLK
SD_clk => CMD0[23].CLK
SD_clk => CMD0[24].CLK
SD_clk => CMD0[25].CLK
SD_clk => CMD0[26].CLK
SD_clk => CMD0[27].CLK
SD_clk => CMD0[28].CLK
SD_clk => CMD0[29].CLK
SD_clk => CMD0[30].CLK
SD_clk => CMD0[31].CLK
SD_clk => CMD0[32].CLK
SD_clk => CMD0[33].CLK
SD_clk => CMD0[34].CLK
SD_clk => CMD0[35].CLK
SD_clk => CMD0[36].CLK
SD_clk => CMD0[37].CLK
SD_clk => CMD0[38].CLK
SD_clk => CMD0[39].CLK
SD_clk => CMD0[40].CLK
SD_clk => CMD0[41].CLK
SD_clk => CMD0[42].CLK
SD_clk => CMD0[43].CLK
SD_clk => CMD0[44].CLK
SD_clk => CMD0[45].CLK
SD_clk => CMD0[46].CLK
SD_clk => CMD0[47].CLK
SD_clk => CMD8[0].CLK
SD_clk => CMD8[1].CLK
SD_clk => CMD8[2].CLK
SD_clk => CMD8[3].CLK
SD_clk => CMD8[4].CLK
SD_clk => CMD8[5].CLK
SD_clk => CMD8[6].CLK
SD_clk => CMD8[7].CLK
SD_clk => CMD8[8].CLK
SD_clk => CMD8[9].CLK
SD_clk => CMD8[10].CLK
SD_clk => CMD8[11].CLK
SD_clk => CMD8[12].CLK
SD_clk => CMD8[13].CLK
SD_clk => CMD8[14].CLK
SD_clk => CMD8[15].CLK
SD_clk => CMD8[16].CLK
SD_clk => CMD8[17].CLK
SD_clk => CMD8[18].CLK
SD_clk => CMD8[19].CLK
SD_clk => CMD8[20].CLK
SD_clk => CMD8[21].CLK
SD_clk => CMD8[22].CLK
SD_clk => CMD8[23].CLK
SD_clk => CMD8[24].CLK
SD_clk => CMD8[25].CLK
SD_clk => CMD8[26].CLK
SD_clk => CMD8[27].CLK
SD_clk => CMD8[28].CLK
SD_clk => CMD8[29].CLK
SD_clk => CMD8[30].CLK
SD_clk => CMD8[31].CLK
SD_clk => CMD8[32].CLK
SD_clk => CMD8[33].CLK
SD_clk => CMD8[34].CLK
SD_clk => CMD8[35].CLK
SD_clk => CMD8[36].CLK
SD_clk => CMD8[37].CLK
SD_clk => CMD8[38].CLK
SD_clk => CMD8[39].CLK
SD_clk => CMD8[40].CLK
SD_clk => CMD8[41].CLK
SD_clk => CMD8[42].CLK
SD_clk => CMD8[43].CLK
SD_clk => CMD8[44].CLK
SD_clk => CMD8[45].CLK
SD_clk => CMD8[46].CLK
SD_clk => CMD8[47].CLK
SD_clk => CMD55[0].CLK
SD_clk => CMD55[1].CLK
SD_clk => CMD55[2].CLK
SD_clk => CMD55[3].CLK
SD_clk => CMD55[4].CLK
SD_clk => CMD55[5].CLK
SD_clk => CMD55[6].CLK
SD_clk => CMD55[7].CLK
SD_clk => CMD55[8].CLK
SD_clk => CMD55[9].CLK
SD_clk => CMD55[10].CLK
SD_clk => CMD55[11].CLK
SD_clk => CMD55[12].CLK
SD_clk => CMD55[13].CLK
SD_clk => CMD55[14].CLK
SD_clk => CMD55[15].CLK
SD_clk => CMD55[16].CLK
SD_clk => CMD55[17].CLK
SD_clk => CMD55[18].CLK
SD_clk => CMD55[19].CLK
SD_clk => CMD55[20].CLK
SD_clk => CMD55[21].CLK
SD_clk => CMD55[22].CLK
SD_clk => CMD55[23].CLK
SD_clk => CMD55[24].CLK
SD_clk => CMD55[25].CLK
SD_clk => CMD55[26].CLK
SD_clk => CMD55[27].CLK
SD_clk => CMD55[28].CLK
SD_clk => CMD55[29].CLK
SD_clk => CMD55[30].CLK
SD_clk => CMD55[31].CLK
SD_clk => CMD55[32].CLK
SD_clk => CMD55[33].CLK
SD_clk => CMD55[34].CLK
SD_clk => CMD55[35].CLK
SD_clk => CMD55[36].CLK
SD_clk => CMD55[37].CLK
SD_clk => CMD55[38].CLK
SD_clk => CMD55[39].CLK
SD_clk => CMD55[40].CLK
SD_clk => CMD55[41].CLK
SD_clk => CMD55[42].CLK
SD_clk => CMD55[43].CLK
SD_clk => CMD55[44].CLK
SD_clk => CMD55[45].CLK
SD_clk => CMD55[46].CLK
SD_clk => CMD55[47].CLK
SD_clk => ACMD41[0].CLK
SD_clk => ACMD41[1].CLK
SD_clk => ACMD41[2].CLK
SD_clk => ACMD41[3].CLK
SD_clk => ACMD41[4].CLK
SD_clk => ACMD41[5].CLK
SD_clk => ACMD41[6].CLK
SD_clk => ACMD41[7].CLK
SD_clk => ACMD41[8].CLK
SD_clk => ACMD41[9].CLK
SD_clk => ACMD41[10].CLK
SD_clk => ACMD41[11].CLK
SD_clk => ACMD41[12].CLK
SD_clk => ACMD41[13].CLK
SD_clk => ACMD41[14].CLK
SD_clk => ACMD41[15].CLK
SD_clk => ACMD41[16].CLK
SD_clk => ACMD41[17].CLK
SD_clk => ACMD41[18].CLK
SD_clk => ACMD41[19].CLK
SD_clk => ACMD41[20].CLK
SD_clk => ACMD41[21].CLK
SD_clk => ACMD41[22].CLK
SD_clk => ACMD41[23].CLK
SD_clk => ACMD41[24].CLK
SD_clk => ACMD41[25].CLK
SD_clk => ACMD41[26].CLK
SD_clk => ACMD41[27].CLK
SD_clk => ACMD41[28].CLK
SD_clk => ACMD41[29].CLK
SD_clk => ACMD41[30].CLK
SD_clk => ACMD41[31].CLK
SD_clk => ACMD41[32].CLK
SD_clk => ACMD41[33].CLK
SD_clk => ACMD41[34].CLK
SD_clk => ACMD41[35].CLK
SD_clk => ACMD41[36].CLK
SD_clk => ACMD41[37].CLK
SD_clk => ACMD41[38].CLK
SD_clk => ACMD41[39].CLK
SD_clk => ACMD41[40].CLK
SD_clk => ACMD41[41].CLK
SD_clk => ACMD41[42].CLK
SD_clk => ACMD41[43].CLK
SD_clk => ACMD41[44].CLK
SD_clk => ACMD41[45].CLK
SD_clk => ACMD41[46].CLK
SD_clk => ACMD41[47].CLK
SD_clk => cnt[0].CLK
SD_clk => cnt[1].CLK
SD_clk => cnt[2].CLK
SD_clk => cnt[3].CLK
SD_clk => cnt[4].CLK
SD_clk => cnt[5].CLK
SD_clk => cnt[6].CLK
SD_clk => cnt[7].CLK
SD_clk => cnt[8].CLK
SD_clk => cnt[9].CLK
SD_clk => state[0]~reg0.CLK
SD_clk => state[1]~reg0.CLK
SD_clk => state[2]~reg0.CLK
SD_clk => state[3]~reg0.CLK
SD_clk => init_o~reg0.CLK
SD_clk => SD_datain~reg0.CLK
SD_clk => SD_cs~reg0.CLK
SD_clk => reset.CLK
SD_clk => counter[0].CLK
SD_clk => counter[1].CLK
SD_clk => counter[2].CLK
SD_clk => counter[3].CLK
SD_clk => counter[4].CLK
SD_clk => counter[5].CLK
SD_clk => counter[6].CLK
SD_clk => counter[7].CLK
SD_clk => counter[8].CLK
SD_clk => counter[9].CLK
SD_cs <= SD_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_datain <= SD_datain~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_dataout => rx[0]~reg0.DATAIN
SD_dataout => always1.IN1
rx[0] <= rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[4] <= rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[5] <= rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[6] <= rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[7] <= rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[8] <= rx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[9] <= rx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[10] <= rx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[11] <= rx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[12] <= rx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[13] <= rx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[14] <= rx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[15] <= rx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[16] <= rx[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[17] <= rx[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[18] <= rx[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[19] <= rx[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[20] <= rx[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[21] <= rx[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[22] <= rx[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[23] <= rx[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[24] <= rx[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[25] <= rx[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[26] <= rx[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[27] <= rx[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[28] <= rx[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[29] <= rx[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[30] <= rx[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[31] <= rx[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[32] <= rx[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[33] <= rx[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[34] <= rx[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[35] <= rx[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[36] <= rx[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[37] <= rx[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[38] <= rx[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[39] <= rx[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[40] <= rx[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[41] <= rx[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[42] <= rx[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[43] <= rx[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[44] <= rx[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[45] <= rx[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[46] <= rx[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[47] <= rx[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_o <= init_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst
SD_clk => sec_size[0].CLK
SD_clk => sec_size[1].CLK
SD_clk => sec_size[2].CLK
SD_clk => sec_size[3].CLK
SD_clk => sec_size[4].CLK
SD_clk => sec_size[5].CLK
SD_clk => sec_size[6].CLK
SD_clk => sec_size[7].CLK
SD_clk => sec_size[8].CLK
SD_clk => sec_size[9].CLK
SD_clk => sec_size[10].CLK
SD_clk => sec_size[11].CLK
SD_clk => mydata_o[0]~reg0.CLK
SD_clk => mydata_o[1]~reg0.CLK
SD_clk => mydata_o[2]~reg0.CLK
SD_clk => mydata_o[3]~reg0.CLK
SD_clk => mydata_o[4]~reg0.CLK
SD_clk => mydata_o[5]~reg0.CLK
SD_clk => mydata_o[6]~reg0.CLK
SD_clk => mydata_o[7]~reg0.CLK
SD_clk => mydata_o[8]~reg0.CLK
SD_clk => mydata_o[9]~reg0.CLK
SD_clk => mydata_o[10]~reg0.CLK
SD_clk => mydata_o[11]~reg0.CLK
SD_clk => mydata_o[12]~reg0.CLK
SD_clk => mydata_o[13]~reg0.CLK
SD_clk => mydata_o[14]~reg0.CLK
SD_clk => mydata_o[15]~reg0.CLK
SD_clk => cnta[0].CLK
SD_clk => cnta[1].CLK
SD_clk => cnta[2].CLK
SD_clk => cnta[3].CLK
SD_clk => myvalid.CLK
SD_clk => cnt[0].CLK
SD_clk => cnt[1].CLK
SD_clk => cnt[2].CLK
SD_clk => cnt[3].CLK
SD_clk => cnt[4].CLK
SD_clk => cnt[5].CLK
SD_clk => cnt[6].CLK
SD_clk => cnt[7].CLK
SD_clk => cnt[8].CLK
SD_clk => cnt[9].CLK
SD_clk => cnt[10].CLK
SD_clk => cnt[11].CLK
SD_clk => cnt[12].CLK
SD_clk => cnt[13].CLK
SD_clk => cnt[14].CLK
SD_clk => cnt[15].CLK
SD_clk => cnt[16].CLK
SD_clk => cnt[17].CLK
SD_clk => cnt[18].CLK
SD_clk => cnt[19].CLK
SD_clk => cnt[20].CLK
SD_clk => cnt[21].CLK
SD_clk => SD_datain~reg0.CLK
SD_clk => SD_cs~reg0.CLK
SD_clk => delay_cnt[0].CLK
SD_clk => delay_cnt[1].CLK
SD_clk => delay_cnt[2].CLK
SD_clk => delay_cnt[3].CLK
SD_clk => delay_cnt[4].CLK
SD_clk => delay_cnt[5].CLK
SD_clk => delay_cnt[6].CLK
SD_clk => delay_cnt[7].CLK
SD_clk => delay_cnt[8].CLK
SD_clk => delay_cnt[9].CLK
SD_clk => delay_cnt[10].CLK
SD_clk => delay_cnt[11].CLK
SD_clk => delay_cnt[12].CLK
SD_clk => delay_cnt[13].CLK
SD_clk => delay_cnt[14].CLK
SD_clk => delay_cnt[15].CLK
SD_clk => mydata[0].CLK
SD_clk => mydata[1].CLK
SD_clk => mydata[2].CLK
SD_clk => mydata[3].CLK
SD_clk => mydata[4].CLK
SD_clk => mydata[5].CLK
SD_clk => mydata[6].CLK
SD_clk => mydata[7].CLK
SD_clk => mydata[8].CLK
SD_clk => mydata[9].CLK
SD_clk => mydata[10].CLK
SD_clk => mydata[11].CLK
SD_clk => mydata[12].CLK
SD_clk => mydata[13].CLK
SD_clk => mydata[14].CLK
SD_clk => sec[0].CLK
SD_clk => sec[1].CLK
SD_clk => sec[2].CLK
SD_clk => sec[3].CLK
SD_clk => sec[4].CLK
SD_clk => sec[5].CLK
SD_clk => sec[6].CLK
SD_clk => sec[7].CLK
SD_clk => sec[8].CLK
SD_clk => sec[9].CLK
SD_clk => sec[10].CLK
SD_clk => sec[11].CLK
SD_clk => sec[12].CLK
SD_clk => sec[13].CLK
SD_clk => sec[14].CLK
SD_clk => sec[15].CLK
SD_clk => sec[16].CLK
SD_clk => sec[17].CLK
SD_clk => sec[18].CLK
SD_clk => sec[19].CLK
SD_clk => sec[20].CLK
SD_clk => sec[21].CLK
SD_clk => sec[22].CLK
SD_clk => sec[23].CLK
SD_clk => sec[24].CLK
SD_clk => sec[25].CLK
SD_clk => sec[26].CLK
SD_clk => sec[27].CLK
SD_clk => sec[28].CLK
SD_clk => sec[29].CLK
SD_clk => sec[30].CLK
SD_clk => sec[31].CLK
SD_clk => picture_store~reg0.CLK
SD_clk => data_come.CLK
SD_clk => CMD17[0].CLK
SD_clk => CMD17[1].CLK
SD_clk => CMD17[2].CLK
SD_clk => CMD17[3].CLK
SD_clk => CMD17[4].CLK
SD_clk => CMD17[5].CLK
SD_clk => CMD17[6].CLK
SD_clk => CMD17[7].CLK
SD_clk => CMD17[8].CLK
SD_clk => CMD17[9].CLK
SD_clk => CMD17[10].CLK
SD_clk => CMD17[11].CLK
SD_clk => CMD17[12].CLK
SD_clk => CMD17[13].CLK
SD_clk => CMD17[14].CLK
SD_clk => CMD17[15].CLK
SD_clk => CMD17[16].CLK
SD_clk => CMD17[17].CLK
SD_clk => CMD17[18].CLK
SD_clk => CMD17[19].CLK
SD_clk => CMD17[20].CLK
SD_clk => CMD17[21].CLK
SD_clk => CMD17[22].CLK
SD_clk => CMD17[23].CLK
SD_clk => CMD17[24].CLK
SD_clk => CMD17[25].CLK
SD_clk => CMD17[26].CLK
SD_clk => CMD17[27].CLK
SD_clk => CMD17[28].CLK
SD_clk => CMD17[29].CLK
SD_clk => CMD17[30].CLK
SD_clk => CMD17[31].CLK
SD_clk => CMD17[32].CLK
SD_clk => CMD17[33].CLK
SD_clk => CMD17[34].CLK
SD_clk => CMD17[35].CLK
SD_clk => CMD17[36].CLK
SD_clk => CMD17[37].CLK
SD_clk => CMD17[38].CLK
SD_clk => CMD17[39].CLK
SD_clk => CMD17[40].CLK
SD_clk => CMD17[41].CLK
SD_clk => CMD17[42].CLK
SD_clk => CMD17[43].CLK
SD_clk => CMD17[44].CLK
SD_clk => CMD17[45].CLK
SD_clk => CMD17[46].CLK
SD_clk => CMD17[47].CLK
SD_clk => en.CLK
SD_clk => aa[0].CLK
SD_clk => aa[1].CLK
SD_clk => aa[2].CLK
SD_clk => aa[3].CLK
SD_clk => aa[4].CLK
SD_clk => aa[5].CLK
SD_clk => rx_valid.CLK
SD_clk => rx[0]~reg0.CLK
SD_clk => rx[1]~reg0.CLK
SD_clk => rx[2]~reg0.CLK
SD_clk => rx[3]~reg0.CLK
SD_clk => rx[4]~reg0.CLK
SD_clk => rx[5]~reg0.CLK
SD_clk => rx[6]~reg0.CLK
SD_clk => rx[7]~reg0.CLK
SD_clk => mystate~3.DATAIN
SD_cs <= SD_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_datain <= SD_datain~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_dataout => mydata.DATAB
SD_dataout => mydata_o.DATAA
SD_dataout => rx[0]~reg0.DATAIN
SD_dataout => mystate.OUTPUTSELECT
SD_dataout => mystate.OUTPUTSELECT
SD_dataout => mystate.OUTPUTSELECT
SD_dataout => mystate.OUTPUTSELECT
SD_dataout => mystate.OUTPUTSELECT
SD_dataout => cnta.OUTPUTSELECT
SD_dataout => cnta.OUTPUTSELECT
SD_dataout => cnta.OUTPUTSELECT
SD_dataout => cnta.OUTPUTSELECT
SD_dataout => data_come.DATAB
SD_dataout => always1.IN1
mydata_o[0] <= mydata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[1] <= mydata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[2] <= mydata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[3] <= mydata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[4] <= mydata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[5] <= mydata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[6] <= mydata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[7] <= mydata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[8] <= mydata_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[9] <= mydata_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[10] <= mydata_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[11] <= mydata_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[12] <= mydata_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[13] <= mydata_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[14] <= mydata_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_o[15] <= mydata_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
myvalid_o <= myvalid.DB_MAX_OUTPUT_PORT_TYPE
mystate_o[0] <= mystate_o.DB_MAX_OUTPUT_PORT_TYPE
mystate_o[1] <= SD_cs.DB_MAX_OUTPUT_PORT_TYPE
mystate_o[2] <= mystate_o[2].DB_MAX_OUTPUT_PORT_TYPE
mystate_o[3] <= <GND>
data_come_o <= data_come.DB_MAX_OUTPUT_PORT_TYPE
init => mystate.OUTPUTSELECT
init => mystate.OUTPUTSELECT
init => mystate.OUTPUTSELECT
init => mystate.OUTPUTSELECT
init => mystate.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => CMD17.OUTPUTSELECT
init => data_come.OUTPUTSELECT
init => picture_store.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => sec.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => mydata.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => delay_cnt.OUTPUTSELECT
init => SD_cs.OUTPUTSELECT
init => SD_datain.OUTPUTSELECT
init => sec_size[8].ENA
init => sec_size[7].ENA
init => sec_size[6].ENA
init => sec_size[5].ENA
init => sec_size[4].ENA
init => sec_size[3].ENA
init => sec_size[2].ENA
init => sec_size[1].ENA
init => sec_size[0].ENA
init => sec_size[9].ENA
init => sec_size[10].ENA
init => sec_size[11].ENA
init => mydata_o[0]~reg0.ENA
init => mydata_o[1]~reg0.ENA
init => mydata_o[2]~reg0.ENA
init => mydata_o[3]~reg0.ENA
init => mydata_o[4]~reg0.ENA
init => mydata_o[5]~reg0.ENA
init => mydata_o[6]~reg0.ENA
init => mydata_o[7]~reg0.ENA
init => mydata_o[8]~reg0.ENA
init => mydata_o[9]~reg0.ENA
init => mydata_o[10]~reg0.ENA
init => mydata_o[11]~reg0.ENA
init => mydata_o[12]~reg0.ENA
init => mydata_o[13]~reg0.ENA
init => mydata_o[14]~reg0.ENA
init => mydata_o[15]~reg0.ENA
init => cnta[0].ENA
init => cnta[1].ENA
init => cnta[2].ENA
init => cnta[3].ENA
init => myvalid.ENA
init => cnt[0].ENA
init => cnt[1].ENA
init => cnt[2].ENA
init => cnt[3].ENA
init => cnt[4].ENA
init => cnt[5].ENA
init => cnt[6].ENA
init => cnt[7].ENA
init => cnt[8].ENA
init => cnt[9].ENA
init => cnt[10].ENA
init => cnt[11].ENA
init => cnt[12].ENA
init => cnt[13].ENA
init => cnt[14].ENA
init => cnt[15].ENA
init => cnt[16].ENA
init => cnt[17].ENA
init => cnt[18].ENA
init => cnt[19].ENA
init => cnt[20].ENA
init => cnt[21].ENA
rx[0] <= rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[4] <= rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[5] <= rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[6] <= rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[7] <= rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
picture_store <= picture_store~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top
clk_vga => clk_vga.IN2
SD_clk => SD_clk.IN1
clk_ref => clk_ref.IN1
clk_refout => clk_refout.IN1
rst_n => rst_n.IN2
disp_mode[0] => disp_mode[0].IN1
disp_mode[1] => disp_mode[1].IN1
disp_mode[2] => disp_mode[2].IN1
sdram_clk <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_clk
sdram_cke <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cke
sdram_cs_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cs_n
sdram_we_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_we_n
sdram_cas_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cas_n
sdram_ras_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ras_n
sdram_udqm <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_udqm
sdram_ldqm <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ldqm
sdram_ba[0] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ba
sdram_ba[1] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ba
sdram_addr[0] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[1] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[2] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[3] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[4] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[5] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[6] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[7] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[8] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[9] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[10] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[11] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_data[0] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[1] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[2] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[3] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[4] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[5] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[6] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[7] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[8] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[9] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[10] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[11] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[12] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[13] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[14] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[15] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
lcd_dclk <= lcd_top:u_lcd_top.lcd_dclk
lcd_hs <= lcd_top:u_lcd_top.lcd_hs
lcd_vs <= lcd_top:u_lcd_top.lcd_vs
lcd_sync <= lcd_top:u_lcd_top.lcd_sync
lcd_blank <= lcd_top:u_lcd_top.lcd_blank
lcd_rgb[0] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[1] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[2] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[3] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[4] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[5] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[6] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[7] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[8] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[9] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[10] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[11] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[12] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[13] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[14] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[15] <= lcd_top:u_lcd_top.lcd_rgb
sys_we => sys_we.IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sdram_init_done <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_init_done
frame_valid => ~NO_FANOUT~


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top
clk_ref => clk_ref.IN2
clk_refout => sdram_clk.DATAIN
clk_write => clk_write.IN1
clk_read => clk_read.IN1
rst_n => rst_n.IN2
sdram_wr_req <= sdram_wr_req.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_req <= sdram_rd_req.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= clk_refout.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_top:u_sdramtop.sdram_cke
sdram_cs_n <= sdram_top:u_sdramtop.sdram_cs_n
sdram_we_n <= sdram_top:u_sdramtop.sdram_we_n
sdram_cas_n <= sdram_top:u_sdramtop.sdram_cas_n
sdram_ras_n <= sdram_top:u_sdramtop.sdram_ras_n
sdram_udqm <= <GND>
sdram_ldqm <= <GND>
sdram_ba[0] <= sdram_top:u_sdramtop.sdram_ba
sdram_ba[1] <= sdram_top:u_sdramtop.sdram_ba
sdram_addr[0] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[1] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[2] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[3] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[4] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[5] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[6] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[7] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[8] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[9] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[10] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[11] <= sdram_top:u_sdramtop.sdram_addr
sdram_data[0] <> sdram_top:u_sdramtop.sdram_data
sdram_data[1] <> sdram_top:u_sdramtop.sdram_data
sdram_data[2] <> sdram_top:u_sdramtop.sdram_data
sdram_data[3] <> sdram_top:u_sdramtop.sdram_data
sdram_data[4] <> sdram_top:u_sdramtop.sdram_data
sdram_data[5] <> sdram_top:u_sdramtop.sdram_data
sdram_data[6] <> sdram_top:u_sdramtop.sdram_data
sdram_data[7] <> sdram_top:u_sdramtop.sdram_data
sdram_data[8] <> sdram_top:u_sdramtop.sdram_data
sdram_data[9] <> sdram_top:u_sdramtop.sdram_data
sdram_data[10] <> sdram_top:u_sdramtop.sdram_data
sdram_data[11] <> sdram_top:u_sdramtop.sdram_data
sdram_data[12] <> sdram_top:u_sdramtop.sdram_data
sdram_data[13] <> sdram_top:u_sdramtop.sdram_data
sdram_data[14] <> sdram_top:u_sdramtop.sdram_data
sdram_data[15] <> sdram_top:u_sdramtop.sdram_data
wr_length[0] => wr_length[0].IN2
wr_length[1] => wr_length[1].IN2
wr_length[2] => wr_length[2].IN2
wr_length[3] => wr_length[3].IN2
wr_length[4] => wr_length[4].IN2
wr_length[5] => wr_length[5].IN2
wr_length[6] => wr_length[6].IN2
wr_length[7] => wr_length[7].IN2
wr_length[8] => wr_length[8].IN2
rd_length[0] => rd_length[0].IN2
rd_length[1] => rd_length[1].IN2
rd_length[2] => rd_length[2].IN2
rd_length[3] => rd_length[3].IN2
rd_length[4] => rd_length[4].IN2
rd_length[5] => rd_length[5].IN2
rd_length[6] => rd_length[6].IN2
rd_length[7] => rd_length[7].IN2
rd_length[8] => rd_length[8].IN2
wr_load => wr_load.IN1
wr_addr[0] => wr_addr[0].IN1
wr_addr[1] => wr_addr[1].IN1
wr_addr[2] => wr_addr[2].IN1
wr_addr[3] => wr_addr[3].IN1
wr_addr[4] => wr_addr[4].IN1
wr_addr[5] => wr_addr[5].IN1
wr_addr[6] => wr_addr[6].IN1
wr_addr[7] => wr_addr[7].IN1
wr_addr[8] => wr_addr[8].IN1
wr_addr[9] => wr_addr[9].IN1
wr_addr[10] => wr_addr[10].IN1
wr_addr[11] => wr_addr[11].IN1
wr_addr[12] => wr_addr[12].IN1
wr_addr[13] => wr_addr[13].IN1
wr_addr[14] => wr_addr[14].IN1
wr_addr[15] => wr_addr[15].IN1
wr_addr[16] => wr_addr[16].IN1
wr_addr[17] => wr_addr[17].IN1
wr_addr[18] => wr_addr[18].IN1
wr_addr[19] => wr_addr[19].IN1
wr_addr[20] => wr_addr[20].IN1
wr_addr[21] => wr_addr[21].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
rd_load => rd_load.IN1
rd_addr[0] => rd_addr[0].IN1
rd_addr[1] => rd_addr[1].IN1
rd_addr[2] => rd_addr[2].IN1
rd_addr[3] => rd_addr[3].IN1
rd_addr[4] => rd_addr[4].IN1
rd_addr[5] => rd_addr[5].IN1
rd_addr[6] => rd_addr[6].IN1
rd_addr[7] => rd_addr[7].IN1
rd_addr[8] => rd_addr[8].IN1
rd_addr[9] => rd_addr[9].IN1
rd_addr[10] => rd_addr[10].IN1
rd_addr[11] => rd_addr[11].IN1
rd_addr[12] => rd_addr[12].IN1
rd_addr[13] => rd_addr[13].IN1
rd_addr[14] => rd_addr[14].IN1
rd_addr[15] => rd_addr[15].IN1
rd_addr[16] => rd_addr[16].IN1
rd_addr[17] => rd_addr[17].IN1
rd_addr[18] => rd_addr[18].IN1
rd_addr[19] => rd_addr[19].IN1
rd_addr[20] => rd_addr[20].IN1
rd_addr[21] => rd_addr[21].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
frame_write_done <= dcfifo_ctrl:u_dcfifo_ctrl.frame_write_done
frame_read_done <= dcfifo_ctrl:u_dcfifo_ctrl.frame_read_done
sys_we => sys_we.IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sys_rd => sys_rd.IN1
sys_data_out[0] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[1] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[2] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[3] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[4] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[5] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[6] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[7] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[8] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[9] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[10] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[11] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[12] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[13] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[14] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[15] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
data_valid => data_valid.IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_wr_ack <= sdram_ctrl:module_001.sdram_wr_ack
sdram_rd_ack <= sdram_ctrl:module_001.sdram_rd_ack
sys_wraddr[0] => sys_wraddr[0].IN1
sys_wraddr[1] => sys_wraddr[1].IN1
sys_wraddr[2] => sys_wraddr[2].IN1
sys_wraddr[3] => sys_wraddr[3].IN1
sys_wraddr[4] => sys_wraddr[4].IN1
sys_wraddr[5] => sys_wraddr[5].IN1
sys_wraddr[6] => sys_wraddr[6].IN1
sys_wraddr[7] => sys_wraddr[7].IN1
sys_wraddr[8] => sys_wraddr[8].IN1
sys_wraddr[9] => sys_wraddr[9].IN1
sys_wraddr[10] => sys_wraddr[10].IN1
sys_wraddr[11] => sys_wraddr[11].IN1
sys_wraddr[12] => sys_wraddr[12].IN1
sys_wraddr[13] => sys_wraddr[13].IN1
sys_wraddr[14] => sys_wraddr[14].IN1
sys_wraddr[15] => sys_wraddr[15].IN1
sys_wraddr[16] => sys_wraddr[16].IN1
sys_wraddr[17] => sys_wraddr[17].IN1
sys_wraddr[18] => sys_wraddr[18].IN1
sys_wraddr[19] => sys_wraddr[19].IN1
sys_wraddr[20] => sys_wraddr[20].IN1
sys_wraddr[21] => sys_wraddr[21].IN1
sys_rdaddr[0] => sys_rdaddr[0].IN1
sys_rdaddr[1] => sys_rdaddr[1].IN1
sys_rdaddr[2] => sys_rdaddr[2].IN1
sys_rdaddr[3] => sys_rdaddr[3].IN1
sys_rdaddr[4] => sys_rdaddr[4].IN1
sys_rdaddr[5] => sys_rdaddr[5].IN1
sys_rdaddr[6] => sys_rdaddr[6].IN1
sys_rdaddr[7] => sys_rdaddr[7].IN1
sys_rdaddr[8] => sys_rdaddr[8].IN1
sys_rdaddr[9] => sys_rdaddr[9].IN1
sys_rdaddr[10] => sys_rdaddr[10].IN1
sys_rdaddr[11] => sys_rdaddr[11].IN1
sys_rdaddr[12] => sys_rdaddr[12].IN1
sys_rdaddr[13] => sys_rdaddr[13].IN1
sys_rdaddr[14] => sys_rdaddr[14].IN1
sys_rdaddr[15] => sys_rdaddr[15].IN1
sys_rdaddr[16] => sys_rdaddr[16].IN1
sys_rdaddr[17] => sys_rdaddr[17].IN1
sys_rdaddr[18] => sys_rdaddr[18].IN1
sys_rdaddr[19] => sys_rdaddr[19].IN1
sys_rdaddr[20] => sys_rdaddr[20].IN1
sys_rdaddr[21] => sys_rdaddr[21].IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sys_data_out[0] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[1] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[2] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[3] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[4] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[5] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[6] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[7] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[8] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[9] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[10] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[11] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[12] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[13] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[14] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[15] <= sdram_wr_data:module_003.sys_data_out
sdwr_byte[0] => sdwr_byte[0].IN2
sdwr_byte[1] => sdwr_byte[1].IN2
sdwr_byte[2] => sdwr_byte[2].IN2
sdwr_byte[3] => sdwr_byte[3].IN2
sdwr_byte[4] => sdwr_byte[4].IN2
sdwr_byte[5] => sdwr_byte[5].IN2
sdwr_byte[6] => sdwr_byte[6].IN2
sdwr_byte[7] => sdwr_byte[7].IN2
sdwr_byte[8] => sdwr_byte[8].IN2
sdrd_byte[0] => sdrd_byte[0].IN2
sdrd_byte[1] => sdrd_byte[1].IN2
sdrd_byte[2] => sdrd_byte[2].IN2
sdrd_byte[3] => sdrd_byte[3].IN2
sdrd_byte[4] => sdrd_byte[4].IN2
sdrd_byte[5] => sdrd_byte[5].IN2
sdrd_byte[6] => sdrd_byte[6].IN2
sdrd_byte[7] => sdrd_byte[7].IN2
sdrd_byte[8] => sdrd_byte[8].IN2
sdram_cke <= sdram_cmd:module_002.sdram_cke
sdram_cs_n <= sdram_cmd:module_002.sdram_cs_n
sdram_ras_n <= sdram_cmd:module_002.sdram_ras_n
sdram_cas_n <= sdram_cmd:module_002.sdram_cas_n
sdram_we_n <= sdram_cmd:module_002.sdram_we_n
sdram_ba[0] <= sdram_cmd:module_002.sdram_ba
sdram_ba[1] <= sdram_cmd:module_002.sdram_ba
sdram_addr[0] <= sdram_cmd:module_002.sdram_addr
sdram_addr[1] <= sdram_cmd:module_002.sdram_addr
sdram_addr[2] <= sdram_cmd:module_002.sdram_addr
sdram_addr[3] <= sdram_cmd:module_002.sdram_addr
sdram_addr[4] <= sdram_cmd:module_002.sdram_addr
sdram_addr[5] <= sdram_cmd:module_002.sdram_addr
sdram_addr[6] <= sdram_cmd:module_002.sdram_addr
sdram_addr[7] <= sdram_cmd:module_002.sdram_addr
sdram_addr[8] <= sdram_cmd:module_002.sdram_addr
sdram_addr[9] <= sdram_cmd:module_002.sdram_addr
sdram_addr[10] <= sdram_cmd:module_002.sdram_addr
sdram_addr[11] <= sdram_cmd:module_002.sdram_addr
sdram_data[0] <> sdram_wr_data:module_003.sdram_data
sdram_data[1] <> sdram_wr_data:module_003.sdram_data
sdram_data[2] <> sdram_wr_data:module_003.sdram_data
sdram_data[3] <> sdram_wr_data:module_003.sdram_data
sdram_data[4] <> sdram_wr_data:module_003.sdram_data
sdram_data[5] <> sdram_wr_data:module_003.sdram_data
sdram_data[6] <> sdram_wr_data:module_003.sdram_data
sdram_data[7] <> sdram_wr_data:module_003.sdram_data
sdram_data[8] <> sdram_wr_data:module_003.sdram_data
sdram_data[9] <> sdram_wr_data:module_003.sdram_data
sdram_data[10] <> sdram_wr_data:module_003.sdram_data
sdram_data[11] <> sdram_wr_data:module_003.sdram_data
sdram_data[12] <> sdram_wr_data:module_003.sdram_data
sdram_data[13] <> sdram_wr_data:module_003.sdram_data
sdram_data[14] <> sdram_wr_data:module_003.sdram_data
sdram_data[15] <> sdram_wr_data:module_003.sdram_data
sdram_init_done <= sdram_ctrl:module_001.sdram_init_done


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => sys_r_wn~reg0.CLK
clk => sdram_ref_req.CLK
clk => cnt_15us[0].CLK
clk => cnt_15us[1].CLK
clk => cnt_15us[2].CLK
clk => cnt_15us[3].CLK
clk => cnt_15us[4].CLK
clk => cnt_15us[5].CLK
clk => cnt_15us[6].CLK
clk => cnt_15us[7].CLK
clk => cnt_15us[8].CLK
clk => cnt_15us[9].CLK
clk => cnt_15us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => work_state_r~1.DATAIN
clk => init_state_r~2.DATAIN
rst_n => cnt_clk_r[0].ACLR
rst_n => cnt_clk_r[1].ACLR
rst_n => cnt_clk_r[2].ACLR
rst_n => cnt_clk_r[3].ACLR
rst_n => cnt_clk_r[4].ACLR
rst_n => cnt_clk_r[5].ACLR
rst_n => cnt_clk_r[6].ACLR
rst_n => cnt_clk_r[7].ACLR
rst_n => cnt_clk_r[8].ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_15us[0].ACLR
rst_n => cnt_15us[1].ACLR
rst_n => cnt_15us[2].ACLR
rst_n => cnt_15us[3].ACLR
rst_n => cnt_15us[4].ACLR
rst_n => cnt_15us[5].ACLR
rst_n => cnt_15us[6].ACLR
rst_n => cnt_15us[7].ACLR
rst_n => cnt_15us[8].ACLR
rst_n => cnt_15us[9].ACLR
rst_n => cnt_15us[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => work_state_r~3.DATAIN
rst_n => init_state_r~4.DATAIN
rst_n => sys_r_wn~reg0.ENA
sdram_wr_req => always4.IN1
sdram_rd_req => always4.IN1
sdwr_byte[0] => LessThan2.IN9
sdwr_byte[0] => Add6.IN18
sdwr_byte[1] => Add2.IN16
sdwr_byte[1] => Add6.IN17
sdwr_byte[2] => Add2.IN15
sdwr_byte[2] => Add6.IN16
sdwr_byte[3] => Add2.IN14
sdwr_byte[3] => Add6.IN15
sdwr_byte[4] => Add2.IN13
sdwr_byte[4] => Add6.IN14
sdwr_byte[5] => Add2.IN12
sdwr_byte[5] => Add6.IN13
sdwr_byte[6] => Add2.IN11
sdwr_byte[6] => Add6.IN12
sdwr_byte[7] => Add2.IN10
sdwr_byte[7] => Add6.IN11
sdwr_byte[8] => Add2.IN9
sdwr_byte[8] => Add6.IN10
sdrd_byte[0] => Add3.IN18
sdrd_byte[0] => Equal10.IN54
sdrd_byte[1] => Add3.IN17
sdrd_byte[1] => Add5.IN16
sdrd_byte[2] => Add3.IN16
sdrd_byte[2] => Add5.IN15
sdrd_byte[3] => Add3.IN15
sdrd_byte[3] => Add5.IN14
sdrd_byte[4] => Add3.IN14
sdrd_byte[4] => Add5.IN13
sdrd_byte[5] => Add3.IN13
sdrd_byte[5] => Add5.IN12
sdrd_byte[6] => Add3.IN12
sdrd_byte[6] => Add5.IN11
sdrd_byte[7] => Add3.IN11
sdrd_byte[7] => Add5.IN10
sdrd_byte[8] => Add3.IN10
sdrd_byte[8] => Add5.IN9
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk_r[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk_r[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk_r[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk_r[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk_r[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk_r[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk_r[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk_r[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk_r[8].DB_MAX_OUTPUT_PORT_TYPE
sys_r_wn <= sys_r_wn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr_r[0].PRESET
rst_n => sdram_addr_r[1].PRESET
rst_n => sdram_addr_r[2].PRESET
rst_n => sdram_addr_r[3].PRESET
rst_n => sdram_addr_r[4].PRESET
rst_n => sdram_addr_r[5].PRESET
rst_n => sdram_addr_r[6].PRESET
rst_n => sdram_addr_r[7].PRESET
rst_n => sdram_addr_r[8].PRESET
rst_n => sdram_addr_r[9].PRESET
rst_n => sdram_addr_r[10].PRESET
rst_n => sdram_addr_r[11].PRESET
rst_n => sdram_ba_r[0].PRESET
rst_n => sdram_ba_r[1].PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sdwr_byte[0] => Add1.IN18
sdwr_byte[1] => Add1.IN17
sdwr_byte[2] => Add1.IN16
sdwr_byte[3] => Add1.IN15
sdwr_byte[4] => Add1.IN14
sdwr_byte[5] => Add1.IN13
sdwr_byte[6] => Add1.IN12
sdwr_byte[7] => Add1.IN11
sdwr_byte[8] => Add1.IN10
sdrd_byte[0] => Equal0.IN54
sdrd_byte[1] => Equal0.IN53
sdrd_byte[2] => Add0.IN14
sdrd_byte[3] => Add0.IN13
sdrd_byte[4] => Add0.IN12
sdrd_byte[5] => Add0.IN11
sdrd_byte[6] => Add0.IN10
sdrd_byte[7] => Add0.IN9
sdrd_byte[8] => Add0.IN8
init_state[0] => Mux15.IN19
init_state[0] => Mux16.IN19
init_state[0] => Mux17.IN19
init_state[0] => Decoder1.IN3
init_state[1] => Mux15.IN18
init_state[1] => Mux16.IN18
init_state[1] => Mux17.IN18
init_state[1] => Decoder1.IN2
init_state[2] => Mux15.IN17
init_state[2] => Mux16.IN17
init_state[2] => Mux17.IN17
init_state[2] => Decoder1.IN1
init_state[3] => Mux15.IN16
init_state[3] => Mux16.IN16
init_state[3] => Mux17.IN16
init_state[3] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN19
work_state[0] => Mux1.IN16
work_state[0] => Mux2.IN16
work_state[0] => Mux3.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux6.IN18
work_state[0] => Mux7.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux14.IN16
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN18
work_state[1] => Mux1.IN15
work_state[1] => Mux2.IN15
work_state[1] => Mux3.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux6.IN17
work_state[1] => Mux7.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux14.IN15
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN17
work_state[2] => Mux1.IN14
work_state[2] => Mux2.IN14
work_state[2] => Mux3.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux6.IN16
work_state[2] => Mux7.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux14.IN14
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN16
work_state[3] => Mux1.IN13
work_state[3] => Mux2.IN13
work_state[3] => Mux3.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux6.IN15
work_state[3] => Mux7.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux14.IN13
sys_r_wn => sys_addr[21].OUTPUTSELECT
sys_r_wn => sys_addr[20].OUTPUTSELECT
sys_r_wn => sys_addr[19].OUTPUTSELECT
sys_r_wn => sys_addr[18].OUTPUTSELECT
sys_r_wn => sys_addr[17].OUTPUTSELECT
sys_r_wn => sys_addr[16].OUTPUTSELECT
sys_r_wn => sys_addr[15].OUTPUTSELECT
sys_r_wn => sys_addr[14].OUTPUTSELECT
sys_r_wn => sys_addr[13].OUTPUTSELECT
sys_r_wn => sys_addr[12].OUTPUTSELECT
sys_r_wn => sys_addr[11].OUTPUTSELECT
sys_r_wn => sys_addr[10].OUTPUTSELECT
sys_r_wn => sys_addr[9].OUTPUTSELECT
sys_r_wn => sys_addr[8].OUTPUTSELECT
sys_r_wn => sys_addr[7].OUTPUTSELECT
sys_r_wn => sys_addr[6].OUTPUTSELECT
sys_r_wn => sys_addr[5].OUTPUTSELECT
sys_r_wn => sys_addr[4].OUTPUTSELECT
sys_r_wn => sys_addr[3].OUTPUTSELECT
sys_r_wn => sys_addr[2].OUTPUTSELECT
sys_r_wn => sys_addr[1].OUTPUTSELECT
sys_r_wn => sys_addr[0].OUTPUTSELECT
cnt_clk[0] => Equal0.IN63
cnt_clk[0] => Equal1.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[1] => Equal1.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[2] => Equal1.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[3] => Equal1.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[4] => Equal1.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[5] => Equal1.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[6] => Equal1.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[7] => Equal1.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[8] => Equal1.IN55


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003
clk => sdr_dout[0].CLK
clk => sdr_dout[1].CLK
clk => sdr_dout[2].CLK
clk => sdr_dout[3].CLK
clk => sdr_dout[4].CLK
clk => sdr_dout[5].CLK
clk => sdr_dout[6].CLK
clk => sdr_dout[7].CLK
clk => sdr_dout[8].CLK
clk => sdr_dout[9].CLK
clk => sdr_dout[10].CLK
clk => sdr_dout[11].CLK
clk => sdr_dout[12].CLK
clk => sdr_dout[13].CLK
clk => sdr_dout[14].CLK
clk => sdr_dout[15].CLK
clk => sdr_dlink.CLK
clk => sdr_din[0].CLK
clk => sdr_din[1].CLK
clk => sdr_din[2].CLK
clk => sdr_din[3].CLK
clk => sdr_din[4].CLK
clk => sdr_din[5].CLK
clk => sdr_din[6].CLK
clk => sdr_din[7].CLK
clk => sdr_din[8].CLK
clk => sdr_din[9].CLK
clk => sdr_din[10].CLK
clk => sdr_din[11].CLK
clk => sdr_din[12].CLK
clk => sdr_din[13].CLK
clk => sdr_din[14].CLK
clk => sdr_din[15].CLK
rst_n => sdr_dout[0].ACLR
rst_n => sdr_dout[1].ACLR
rst_n => sdr_dout[2].ACLR
rst_n => sdr_dout[3].ACLR
rst_n => sdr_dout[4].ACLR
rst_n => sdr_dout[5].ACLR
rst_n => sdr_dout[6].ACLR
rst_n => sdr_dout[7].ACLR
rst_n => sdr_dout[8].ACLR
rst_n => sdr_dout[9].ACLR
rst_n => sdr_dout[10].ACLR
rst_n => sdr_dout[11].ACLR
rst_n => sdr_dout[12].ACLR
rst_n => sdr_dout[13].ACLR
rst_n => sdr_dout[14].ACLR
rst_n => sdr_dout[15].ACLR
rst_n => sdr_din[0].ACLR
rst_n => sdr_din[1].ACLR
rst_n => sdr_din[2].ACLR
rst_n => sdr_din[3].ACLR
rst_n => sdr_din[4].ACLR
rst_n => sdr_din[5].ACLR
rst_n => sdr_din[6].ACLR
rst_n => sdr_din[7].ACLR
rst_n => sdr_din[8].ACLR
rst_n => sdr_din[9].ACLR
rst_n => sdr_din[10].ACLR
rst_n => sdr_din[11].ACLR
rst_n => sdr_din[12].ACLR
rst_n => sdr_din[13].ACLR
rst_n => sdr_din[14].ACLR
rst_n => sdr_din[15].ACLR
rst_n => sdr_dlink.ACLR
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]
sys_data_in[0] => sdr_din[0].DATAIN
sys_data_in[1] => sdr_din[1].DATAIN
sys_data_in[2] => sdr_din[2].DATAIN
sys_data_in[3] => sdr_din[3].DATAIN
sys_data_in[4] => sdr_din[4].DATAIN
sys_data_in[5] => sdr_din[5].DATAIN
sys_data_in[6] => sdr_din[6].DATAIN
sys_data_in[7] => sdr_din[7].DATAIN
sys_data_in[8] => sdr_din[8].DATAIN
sys_data_in[9] => sdr_din[9].DATAIN
sys_data_in[10] => sdr_din[10].DATAIN
sys_data_in[11] => sdr_din[11].DATAIN
sys_data_in[12] => sdr_din[12].DATAIN
sys_data_in[13] => sdr_din[13].DATAIN
sys_data_in[14] => sdr_din[14].DATAIN
sys_data_in[15] => sdr_din[15].DATAIN
sys_data_out[0] <= sdr_dout[0].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[1] <= sdr_dout[1].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[2] <= sdr_dout[2].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[3] <= sdr_dout[3].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[4] <= sdr_dout[4].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[5] <= sdr_dout[5].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[6] <= sdr_dout[6].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[7] <= sdr_dout[7].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[8] <= sdr_dout[8].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[9] <= sdr_dout[9].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[10] <= sdr_dout[10].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[11] <= sdr_dout[11].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[12] <= sdr_dout[12].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[13] <= sdr_dout[13].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[14] <= sdr_dout[14].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[15] <= sdr_dout[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN2
work_state[0] => Equal1.IN3
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN2
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN1
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN3
work_state[3] => Equal1.IN0
work_state[3] => Equal2.IN2
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl
clk_ref => clk_ref.IN2
clk_write => clk_write.IN1
clk_read => clk_read.IN1
rst_n => frame_write_done~reg0.ACLR
rst_n => sdram_wraddr[0]~reg0.ACLR
rst_n => sdram_wraddr[1]~reg0.ACLR
rst_n => sdram_wraddr[2]~reg0.ACLR
rst_n => sdram_wraddr[3]~reg0.ACLR
rst_n => sdram_wraddr[4]~reg0.ACLR
rst_n => sdram_wraddr[5]~reg0.ACLR
rst_n => sdram_wraddr[6]~reg0.ACLR
rst_n => sdram_wraddr[7]~reg0.ACLR
rst_n => sdram_wraddr[8]~reg0.ACLR
rst_n => sdram_wraddr[9]~reg0.ACLR
rst_n => sdram_wraddr[10]~reg0.ACLR
rst_n => sdram_wraddr[11]~reg0.ACLR
rst_n => sdram_wraddr[12]~reg0.ACLR
rst_n => sdram_wraddr[13]~reg0.ACLR
rst_n => sdram_wraddr[14]~reg0.ACLR
rst_n => sdram_wraddr[15]~reg0.ACLR
rst_n => sdram_wraddr[16]~reg0.ACLR
rst_n => sdram_wraddr[17]~reg0.ACLR
rst_n => sdram_wraddr[18]~reg0.ACLR
rst_n => sdram_wraddr[19]~reg0.ACLR
rst_n => sdram_wraddr[20]~reg0.ACLR
rst_n => sdram_wraddr[21]~reg0.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => sdram_wr_req~reg0.ACLR
rst_n => frame_read_done~reg0.ACLR
rst_n => sdram_rdaddr[0]~reg0.ACLR
rst_n => sdram_rdaddr[1]~reg0.ACLR
rst_n => sdram_rdaddr[2]~reg0.ACLR
rst_n => sdram_rdaddr[3]~reg0.ACLR
rst_n => sdram_rdaddr[4]~reg0.ACLR
rst_n => sdram_rdaddr[5]~reg0.ACLR
rst_n => sdram_rdaddr[6]~reg0.ACLR
rst_n => sdram_rdaddr[7]~reg0.ACLR
rst_n => sdram_rdaddr[8]~reg0.ACLR
rst_n => sdram_rdaddr[9]~reg0.ACLR
rst_n => sdram_rdaddr[10]~reg0.ACLR
rst_n => sdram_rdaddr[11]~reg0.ACLR
rst_n => sdram_rdaddr[12]~reg0.ACLR
rst_n => sdram_rdaddr[13]~reg0.ACLR
rst_n => sdram_rdaddr[14]~reg0.ACLR
rst_n => sdram_rdaddr[15]~reg0.ACLR
rst_n => sdram_rdaddr[16]~reg0.ACLR
rst_n => sdram_rdaddr[17]~reg0.ACLR
rst_n => sdram_rdaddr[18]~reg0.ACLR
rst_n => sdram_rdaddr[19]~reg0.ACLR
rst_n => sdram_rdaddr[20]~reg0.ACLR
rst_n => sdram_rdaddr[21]~reg0.ACLR
rst_n => sdram_rd_ackr2.ACLR
rst_n => sdram_rd_ackr1.ACLR
rst_n => sdram_wr_ackr2.ACLR
rst_n => sdram_wr_ackr1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => data_valid_r.ACLR
rst_n => _.IN1
rst_n => comb.IN1
wr_length[0] => Add1.IN22
wr_length[0] => LessThan2.IN9
wr_length[0] => Add0.IN22
wr_length[1] => Add1.IN21
wr_length[1] => LessThan2.IN8
wr_length[1] => Add0.IN21
wr_length[2] => Add1.IN20
wr_length[2] => LessThan2.IN7
wr_length[2] => Add0.IN20
wr_length[3] => Add1.IN19
wr_length[3] => LessThan2.IN6
wr_length[3] => Add0.IN19
wr_length[4] => Add1.IN18
wr_length[4] => LessThan2.IN5
wr_length[4] => Add0.IN18
wr_length[5] => Add1.IN17
wr_length[5] => LessThan2.IN4
wr_length[5] => Add0.IN17
wr_length[6] => Add1.IN16
wr_length[6] => LessThan2.IN3
wr_length[6] => Add0.IN16
wr_length[7] => Add1.IN15
wr_length[7] => LessThan2.IN2
wr_length[7] => Add0.IN15
wr_length[8] => Add1.IN14
wr_length[8] => LessThan2.IN1
wr_length[8] => Add0.IN14
rd_length[0] => Add3.IN22
rd_length[0] => LessThan3.IN9
rd_length[0] => Add2.IN22
rd_length[1] => Add3.IN21
rd_length[1] => LessThan3.IN8
rd_length[1] => Add2.IN21
rd_length[2] => Add3.IN20
rd_length[2] => LessThan3.IN7
rd_length[2] => Add2.IN20
rd_length[3] => Add3.IN19
rd_length[3] => LessThan3.IN6
rd_length[3] => Add2.IN19
rd_length[4] => Add3.IN18
rd_length[4] => LessThan3.IN5
rd_length[4] => Add2.IN18
rd_length[5] => Add3.IN17
rd_length[5] => LessThan3.IN4
rd_length[5] => Add2.IN17
rd_length[6] => Add3.IN16
rd_length[6] => LessThan3.IN3
rd_length[6] => Add2.IN16
rd_length[7] => Add3.IN15
rd_length[7] => LessThan3.IN2
rd_length[7] => Add2.IN15
rd_length[8] => Add3.IN14
rd_length[8] => LessThan3.IN1
rd_length[8] => Add2.IN14
wr_load => wr_load_r1.DATAIN
wr_addr[0] => sdram_wraddr.DATAB
wr_addr[1] => sdram_wraddr.DATAB
wr_addr[2] => sdram_wraddr.DATAB
wr_addr[3] => sdram_wraddr.DATAB
wr_addr[4] => sdram_wraddr.DATAB
wr_addr[5] => sdram_wraddr.DATAB
wr_addr[6] => sdram_wraddr.DATAB
wr_addr[7] => sdram_wraddr.DATAB
wr_addr[8] => sdram_wraddr.DATAB
wr_addr[9] => sdram_wraddr.DATAB
wr_addr[10] => sdram_wraddr.DATAB
wr_addr[11] => sdram_wraddr.DATAB
wr_addr[12] => sdram_wraddr.DATAB
wr_addr[13] => sdram_wraddr.DATAB
wr_addr[14] => sdram_wraddr.DATAB
wr_addr[15] => sdram_wraddr.DATAB
wr_addr[16] => sdram_wraddr.DATAB
wr_addr[17] => sdram_wraddr.DATAB
wr_addr[18] => sdram_wraddr.DATAB
wr_addr[19] => sdram_wraddr.DATAB
wr_addr[20] => sdram_wraddr.DATAB
wr_addr[21] => sdram_wraddr.DATAB
wr_max_addr[0] => Add0.IN44
wr_max_addr[1] => Add0.IN43
wr_max_addr[2] => Add0.IN42
wr_max_addr[3] => Add0.IN41
wr_max_addr[4] => Add0.IN40
wr_max_addr[5] => Add0.IN39
wr_max_addr[6] => Add0.IN38
wr_max_addr[7] => Add0.IN37
wr_max_addr[8] => Add0.IN36
wr_max_addr[9] => Add0.IN35
wr_max_addr[10] => Add0.IN34
wr_max_addr[11] => Add0.IN33
wr_max_addr[12] => Add0.IN32
wr_max_addr[13] => Add0.IN31
wr_max_addr[14] => Add0.IN30
wr_max_addr[15] => Add0.IN29
wr_max_addr[16] => Add0.IN28
wr_max_addr[17] => Add0.IN27
wr_max_addr[18] => Add0.IN26
wr_max_addr[19] => Add0.IN25
wr_max_addr[20] => Add0.IN24
wr_max_addr[21] => Add0.IN23
rd_load => rd_load_r1.DATAIN
rd_addr[0] => sdram_rdaddr.DATAB
rd_addr[0] => sdram_rdaddr.DATAB
rd_addr[1] => sdram_rdaddr.DATAB
rd_addr[1] => sdram_rdaddr.DATAB
rd_addr[2] => sdram_rdaddr.DATAB
rd_addr[2] => sdram_rdaddr.DATAB
rd_addr[3] => sdram_rdaddr.DATAB
rd_addr[3] => sdram_rdaddr.DATAB
rd_addr[4] => sdram_rdaddr.DATAB
rd_addr[4] => sdram_rdaddr.DATAB
rd_addr[5] => sdram_rdaddr.DATAB
rd_addr[5] => sdram_rdaddr.DATAB
rd_addr[6] => sdram_rdaddr.DATAB
rd_addr[6] => sdram_rdaddr.DATAB
rd_addr[7] => sdram_rdaddr.DATAB
rd_addr[7] => sdram_rdaddr.DATAB
rd_addr[8] => sdram_rdaddr.DATAB
rd_addr[8] => sdram_rdaddr.DATAB
rd_addr[9] => sdram_rdaddr.DATAB
rd_addr[9] => sdram_rdaddr.DATAB
rd_addr[10] => sdram_rdaddr.DATAB
rd_addr[10] => sdram_rdaddr.DATAB
rd_addr[11] => sdram_rdaddr.DATAB
rd_addr[11] => sdram_rdaddr.DATAB
rd_addr[12] => sdram_rdaddr.DATAB
rd_addr[12] => sdram_rdaddr.DATAB
rd_addr[13] => sdram_rdaddr.DATAB
rd_addr[13] => sdram_rdaddr.DATAB
rd_addr[14] => sdram_rdaddr.DATAB
rd_addr[14] => sdram_rdaddr.DATAB
rd_addr[15] => sdram_rdaddr.DATAB
rd_addr[15] => sdram_rdaddr.DATAB
rd_addr[16] => sdram_rdaddr.DATAB
rd_addr[16] => sdram_rdaddr.DATAB
rd_addr[17] => sdram_rdaddr.DATAB
rd_addr[17] => sdram_rdaddr.DATAB
rd_addr[18] => sdram_rdaddr.DATAB
rd_addr[18] => sdram_rdaddr.DATAB
rd_addr[19] => sdram_rdaddr.DATAB
rd_addr[19] => sdram_rdaddr.DATAB
rd_addr[20] => sdram_rdaddr.DATAB
rd_addr[20] => sdram_rdaddr.DATAB
rd_addr[21] => sdram_rdaddr.DATAB
rd_addr[21] => sdram_rdaddr.DATAB
rd_max_addr[0] => Add2.IN44
rd_max_addr[1] => Add2.IN43
rd_max_addr[2] => Add2.IN42
rd_max_addr[3] => Add2.IN41
rd_max_addr[4] => Add2.IN40
rd_max_addr[5] => Add2.IN39
rd_max_addr[6] => Add2.IN38
rd_max_addr[7] => Add2.IN37
rd_max_addr[8] => Add2.IN36
rd_max_addr[9] => Add2.IN35
rd_max_addr[10] => Add2.IN34
rd_max_addr[11] => Add2.IN33
rd_max_addr[12] => Add2.IN32
rd_max_addr[13] => Add2.IN31
rd_max_addr[14] => Add2.IN30
rd_max_addr[15] => Add2.IN29
rd_max_addr[16] => Add2.IN28
rd_max_addr[17] => Add2.IN27
rd_max_addr[18] => Add2.IN26
rd_max_addr[19] => Add2.IN25
rd_max_addr[20] => Add2.IN24
rd_max_addr[21] => Add2.IN23
wrf_wrreq => wrf_wrreq.IN1
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack.IN1
sdram_din[0] <= wrfifo:u_wrfifo.q
sdram_din[1] <= wrfifo:u_wrfifo.q
sdram_din[2] <= wrfifo:u_wrfifo.q
sdram_din[3] <= wrfifo:u_wrfifo.q
sdram_din[4] <= wrfifo:u_wrfifo.q
sdram_din[5] <= wrfifo:u_wrfifo.q
sdram_din[6] <= wrfifo:u_wrfifo.q
sdram_din[7] <= wrfifo:u_wrfifo.q
sdram_din[8] <= wrfifo:u_wrfifo.q
sdram_din[9] <= wrfifo:u_wrfifo.q
sdram_din[10] <= wrfifo:u_wrfifo.q
sdram_din[11] <= wrfifo:u_wrfifo.q
sdram_din[12] <= wrfifo:u_wrfifo.q
sdram_din[13] <= wrfifo:u_wrfifo.q
sdram_din[14] <= wrfifo:u_wrfifo.q
sdram_din[15] <= wrfifo:u_wrfifo.q
sdram_wraddr[0] <= sdram_wraddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[1] <= sdram_wraddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[2] <= sdram_wraddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[3] <= sdram_wraddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[4] <= sdram_wraddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[5] <= sdram_wraddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[6] <= sdram_wraddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[7] <= sdram_wraddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[8] <= sdram_wraddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[9] <= sdram_wraddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[10] <= sdram_wraddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[11] <= sdram_wraddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[12] <= sdram_wraddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[13] <= sdram_wraddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[14] <= sdram_wraddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[15] <= sdram_wraddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[16] <= sdram_wraddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[17] <= sdram_wraddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[18] <= sdram_wraddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[19] <= sdram_wraddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[20] <= sdram_wraddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[21] <= sdram_wraddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdf_rdreq => rdf_rdreq.IN1
rdf_dout[0] <= rdfifo:u_rdfifo.q
rdf_dout[1] <= rdfifo:u_rdfifo.q
rdf_dout[2] <= rdfifo:u_rdfifo.q
rdf_dout[3] <= rdfifo:u_rdfifo.q
rdf_dout[4] <= rdfifo:u_rdfifo.q
rdf_dout[5] <= rdfifo:u_rdfifo.q
rdf_dout[6] <= rdfifo:u_rdfifo.q
rdf_dout[7] <= rdfifo:u_rdfifo.q
rdf_dout[8] <= rdfifo:u_rdfifo.q
rdf_dout[9] <= rdfifo:u_rdfifo.q
rdf_dout[10] <= rdfifo:u_rdfifo.q
rdf_dout[11] <= rdfifo:u_rdfifo.q
rdf_dout[12] <= rdfifo:u_rdfifo.q
rdf_dout[13] <= rdfifo:u_rdfifo.q
rdf_dout[14] <= rdfifo:u_rdfifo.q
rdf_dout[15] <= rdfifo:u_rdfifo.q
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack.IN1
sdram_dout[0] => sdram_dout[0].IN1
sdram_dout[1] => sdram_dout[1].IN1
sdram_dout[2] => sdram_dout[2].IN1
sdram_dout[3] => sdram_dout[3].IN1
sdram_dout[4] => sdram_dout[4].IN1
sdram_dout[5] => sdram_dout[5].IN1
sdram_dout[6] => sdram_dout[6].IN1
sdram_dout[7] => sdram_dout[7].IN1
sdram_dout[8] => sdram_dout[8].IN1
sdram_dout[9] => sdram_dout[9].IN1
sdram_dout[10] => sdram_dout[10].IN1
sdram_dout[11] => sdram_dout[11].IN1
sdram_dout[12] => sdram_dout[12].IN1
sdram_dout[13] => sdram_dout[13].IN1
sdram_dout[14] => sdram_dout[14].IN1
sdram_dout[15] => sdram_dout[15].IN1
sdram_rdaddr[0] <= sdram_rdaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[1] <= sdram_rdaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[2] <= sdram_rdaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[3] <= sdram_rdaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[4] <= sdram_rdaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[5] <= sdram_rdaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[6] <= sdram_rdaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[7] <= sdram_rdaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[8] <= sdram_rdaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[9] <= sdram_rdaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[10] <= sdram_rdaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[11] <= sdram_rdaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[12] <= sdram_rdaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[13] <= sdram_rdaddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[14] <= sdram_rdaddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[15] <= sdram_rdaddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[16] <= sdram_rdaddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[17] <= sdram_rdaddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[18] <= sdram_rdaddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[19] <= sdram_rdaddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[20] <= sdram_rdaddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[21] <= sdram_rdaddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_init_done => sdram_wr_req.OUTPUTSELECT
sdram_init_done => sdram_rd_req.OUTPUTSELECT
frame_write_done <= frame_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_read_done <= frame_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid => data_valid_r.DATAIN


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_mvo1:auto_generated.data[0]
data[1] => dcfifo_mvo1:auto_generated.data[1]
data[2] => dcfifo_mvo1:auto_generated.data[2]
data[3] => dcfifo_mvo1:auto_generated.data[3]
data[4] => dcfifo_mvo1:auto_generated.data[4]
data[5] => dcfifo_mvo1:auto_generated.data[5]
data[6] => dcfifo_mvo1:auto_generated.data[6]
data[7] => dcfifo_mvo1:auto_generated.data[7]
data[8] => dcfifo_mvo1:auto_generated.data[8]
data[9] => dcfifo_mvo1:auto_generated.data[9]
data[10] => dcfifo_mvo1:auto_generated.data[10]
data[11] => dcfifo_mvo1:auto_generated.data[11]
data[12] => dcfifo_mvo1:auto_generated.data[12]
data[13] => dcfifo_mvo1:auto_generated.data[13]
data[14] => dcfifo_mvo1:auto_generated.data[14]
data[15] => dcfifo_mvo1:auto_generated.data[15]
q[0] <= dcfifo_mvo1:auto_generated.q[0]
q[1] <= dcfifo_mvo1:auto_generated.q[1]
q[2] <= dcfifo_mvo1:auto_generated.q[2]
q[3] <= dcfifo_mvo1:auto_generated.q[3]
q[4] <= dcfifo_mvo1:auto_generated.q[4]
q[5] <= dcfifo_mvo1:auto_generated.q[5]
q[6] <= dcfifo_mvo1:auto_generated.q[6]
q[7] <= dcfifo_mvo1:auto_generated.q[7]
q[8] <= dcfifo_mvo1:auto_generated.q[8]
q[9] <= dcfifo_mvo1:auto_generated.q[9]
q[10] <= dcfifo_mvo1:auto_generated.q[10]
q[11] <= dcfifo_mvo1:auto_generated.q[11]
q[12] <= dcfifo_mvo1:auto_generated.q[12]
q[13] <= dcfifo_mvo1:auto_generated.q[13]
q[14] <= dcfifo_mvo1:auto_generated.q[14]
q[15] <= dcfifo_mvo1:auto_generated.q[15]
rdclk => dcfifo_mvo1:auto_generated.rdclk
rdreq => dcfifo_mvo1:auto_generated.rdreq
wrclk => dcfifo_mvo1:auto_generated.wrclk
wrreq => dcfifo_mvo1:auto_generated.wrreq
aclr => dcfifo_mvo1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_mvo1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_mvo1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_mvo1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_mvo1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_mvo1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_mvo1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_mvo1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_mvo1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_mvo1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_mvo1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_mvo1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_mvo1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_mvo1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_mvo1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_mvo1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_mvo1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_mvo1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_mvo1:auto_generated.wrusedw[8]


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_rf51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_rf51:fifo_ram.data_a[0]
data[1] => altsyncram_rf51:fifo_ram.data_a[1]
data[2] => altsyncram_rf51:fifo_ram.data_a[2]
data[3] => altsyncram_rf51:fifo_ram.data_a[3]
data[4] => altsyncram_rf51:fifo_ram.data_a[4]
data[5] => altsyncram_rf51:fifo_ram.data_a[5]
data[6] => altsyncram_rf51:fifo_ram.data_a[6]
data[7] => altsyncram_rf51:fifo_ram.data_a[7]
data[8] => altsyncram_rf51:fifo_ram.data_a[8]
data[9] => altsyncram_rf51:fifo_ram.data_a[9]
data[10] => altsyncram_rf51:fifo_ram.data_a[10]
data[11] => altsyncram_rf51:fifo_ram.data_a[11]
data[12] => altsyncram_rf51:fifo_ram.data_a[12]
data[13] => altsyncram_rf51:fifo_ram.data_a[13]
data[14] => altsyncram_rf51:fifo_ram.data_a[14]
data[15] => altsyncram_rf51:fifo_ram.data_a[15]
q[0] <= altsyncram_rf51:fifo_ram.q_b[0]
q[1] <= altsyncram_rf51:fifo_ram.q_b[1]
q[2] <= altsyncram_rf51:fifo_ram.q_b[2]
q[3] <= altsyncram_rf51:fifo_ram.q_b[3]
q[4] <= altsyncram_rf51:fifo_ram.q_b[4]
q[5] <= altsyncram_rf51:fifo_ram.q_b[5]
q[6] <= altsyncram_rf51:fifo_ram.q_b[6]
q[7] <= altsyncram_rf51:fifo_ram.q_b[7]
q[8] <= altsyncram_rf51:fifo_ram.q_b[8]
q[9] <= altsyncram_rf51:fifo_ram.q_b[9]
q[10] <= altsyncram_rf51:fifo_ram.q_b[10]
q[11] <= altsyncram_rf51:fifo_ram.q_b[11]
q[12] <= altsyncram_rf51:fifo_ram.q_b[12]
q[13] <= altsyncram_rf51:fifo_ram.q_b[13]
q[14] <= altsyncram_rf51:fifo_ram.q_b[14]
q[15] <= altsyncram_rf51:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_rf51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_0e8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_rf51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
clock => dffpipe_te9:dffpipe12.clock
clrn => dffpipe_te9:dffpipe12.clrn
d[0] => dffpipe_te9:dffpipe12.d[0]
d[1] => dffpipe_te9:dffpipe12.d[1]
d[2] => dffpipe_te9:dffpipe12.d[2]
d[3] => dffpipe_te9:dffpipe12.d[3]
d[4] => dffpipe_te9:dffpipe12.d[4]
d[5] => dffpipe_te9:dffpipe12.d[5]
d[6] => dffpipe_te9:dffpipe12.d[6]
d[7] => dffpipe_te9:dffpipe12.d[7]
d[8] => dffpipe_te9:dffpipe12.d[8]
d[9] => dffpipe_te9:dffpipe12.d[9]
q[0] <= dffpipe_te9:dffpipe12.q[0]
q[1] <= dffpipe_te9:dffpipe12.q[1]
q[2] <= dffpipe_te9:dffpipe12.q[2]
q[3] <= dffpipe_te9:dffpipe12.q[3]
q[4] <= dffpipe_te9:dffpipe12.q[4]
q[5] <= dffpipe_te9:dffpipe12.q[5]
q[6] <= dffpipe_te9:dffpipe12.q[6]
q[7] <= dffpipe_te9:dffpipe12.q[7]
q[8] <= dffpipe_te9:dffpipe12.q[8]
q[9] <= dffpipe_te9:dffpipe12.q[9]


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_ue9:dffpipe14.clock
clrn => dffpipe_ue9:dffpipe14.clrn
d[0] => dffpipe_ue9:dffpipe14.d[0]
d[1] => dffpipe_ue9:dffpipe14.d[1]
d[2] => dffpipe_ue9:dffpipe14.d[2]
d[3] => dffpipe_ue9:dffpipe14.d[3]
d[4] => dffpipe_ue9:dffpipe14.d[4]
d[5] => dffpipe_ue9:dffpipe14.d[5]
d[6] => dffpipe_ue9:dffpipe14.d[6]
d[7] => dffpipe_ue9:dffpipe14.d[7]
d[8] => dffpipe_ue9:dffpipe14.d[8]
d[9] => dffpipe_ue9:dffpipe14.d[9]
q[0] <= dffpipe_ue9:dffpipe14.q[0]
q[1] <= dffpipe_ue9:dffpipe14.q[1]
q[2] <= dffpipe_ue9:dffpipe14.q[2]
q[3] <= dffpipe_ue9:dffpipe14.q[3]
q[4] <= dffpipe_ue9:dffpipe14.q[4]
q[5] <= dffpipe_ue9:dffpipe14.q[5]
q[6] <= dffpipe_ue9:dffpipe14.q[6]
q[7] <= dffpipe_ue9:dffpipe14.q[7]
q[8] <= dffpipe_ue9:dffpipe14.q[8]
q[9] <= dffpipe_ue9:dffpipe14.q[9]


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_mvo1:auto_generated.data[0]
data[1] => dcfifo_mvo1:auto_generated.data[1]
data[2] => dcfifo_mvo1:auto_generated.data[2]
data[3] => dcfifo_mvo1:auto_generated.data[3]
data[4] => dcfifo_mvo1:auto_generated.data[4]
data[5] => dcfifo_mvo1:auto_generated.data[5]
data[6] => dcfifo_mvo1:auto_generated.data[6]
data[7] => dcfifo_mvo1:auto_generated.data[7]
data[8] => dcfifo_mvo1:auto_generated.data[8]
data[9] => dcfifo_mvo1:auto_generated.data[9]
data[10] => dcfifo_mvo1:auto_generated.data[10]
data[11] => dcfifo_mvo1:auto_generated.data[11]
data[12] => dcfifo_mvo1:auto_generated.data[12]
data[13] => dcfifo_mvo1:auto_generated.data[13]
data[14] => dcfifo_mvo1:auto_generated.data[14]
data[15] => dcfifo_mvo1:auto_generated.data[15]
q[0] <= dcfifo_mvo1:auto_generated.q[0]
q[1] <= dcfifo_mvo1:auto_generated.q[1]
q[2] <= dcfifo_mvo1:auto_generated.q[2]
q[3] <= dcfifo_mvo1:auto_generated.q[3]
q[4] <= dcfifo_mvo1:auto_generated.q[4]
q[5] <= dcfifo_mvo1:auto_generated.q[5]
q[6] <= dcfifo_mvo1:auto_generated.q[6]
q[7] <= dcfifo_mvo1:auto_generated.q[7]
q[8] <= dcfifo_mvo1:auto_generated.q[8]
q[9] <= dcfifo_mvo1:auto_generated.q[9]
q[10] <= dcfifo_mvo1:auto_generated.q[10]
q[11] <= dcfifo_mvo1:auto_generated.q[11]
q[12] <= dcfifo_mvo1:auto_generated.q[12]
q[13] <= dcfifo_mvo1:auto_generated.q[13]
q[14] <= dcfifo_mvo1:auto_generated.q[14]
q[15] <= dcfifo_mvo1:auto_generated.q[15]
rdclk => dcfifo_mvo1:auto_generated.rdclk
rdreq => dcfifo_mvo1:auto_generated.rdreq
wrclk => dcfifo_mvo1:auto_generated.wrclk
wrreq => dcfifo_mvo1:auto_generated.wrreq
aclr => dcfifo_mvo1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_mvo1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_mvo1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_mvo1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_mvo1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_mvo1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_mvo1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_mvo1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_mvo1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_mvo1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_mvo1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_mvo1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_mvo1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_mvo1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_mvo1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_mvo1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_mvo1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_mvo1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_mvo1:auto_generated.wrusedw[8]


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_rf51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_rf51:fifo_ram.data_a[0]
data[1] => altsyncram_rf51:fifo_ram.data_a[1]
data[2] => altsyncram_rf51:fifo_ram.data_a[2]
data[3] => altsyncram_rf51:fifo_ram.data_a[3]
data[4] => altsyncram_rf51:fifo_ram.data_a[4]
data[5] => altsyncram_rf51:fifo_ram.data_a[5]
data[6] => altsyncram_rf51:fifo_ram.data_a[6]
data[7] => altsyncram_rf51:fifo_ram.data_a[7]
data[8] => altsyncram_rf51:fifo_ram.data_a[8]
data[9] => altsyncram_rf51:fifo_ram.data_a[9]
data[10] => altsyncram_rf51:fifo_ram.data_a[10]
data[11] => altsyncram_rf51:fifo_ram.data_a[11]
data[12] => altsyncram_rf51:fifo_ram.data_a[12]
data[13] => altsyncram_rf51:fifo_ram.data_a[13]
data[14] => altsyncram_rf51:fifo_ram.data_a[14]
data[15] => altsyncram_rf51:fifo_ram.data_a[15]
q[0] <= altsyncram_rf51:fifo_ram.q_b[0]
q[1] <= altsyncram_rf51:fifo_ram.q_b[1]
q[2] <= altsyncram_rf51:fifo_ram.q_b[2]
q[3] <= altsyncram_rf51:fifo_ram.q_b[3]
q[4] <= altsyncram_rf51:fifo_ram.q_b[4]
q[5] <= altsyncram_rf51:fifo_ram.q_b[5]
q[6] <= altsyncram_rf51:fifo_ram.q_b[6]
q[7] <= altsyncram_rf51:fifo_ram.q_b[7]
q[8] <= altsyncram_rf51:fifo_ram.q_b[8]
q[9] <= altsyncram_rf51:fifo_ram.q_b[9]
q[10] <= altsyncram_rf51:fifo_ram.q_b[10]
q[11] <= altsyncram_rf51:fifo_ram.q_b[11]
q[12] <= altsyncram_rf51:fifo_ram.q_b[12]
q[13] <= altsyncram_rf51:fifo_ram.q_b[13]
q[14] <= altsyncram_rf51:fifo_ram.q_b[14]
q[15] <= altsyncram_rf51:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_rf51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_0e8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_rf51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
clock => dffpipe_te9:dffpipe12.clock
clrn => dffpipe_te9:dffpipe12.clrn
d[0] => dffpipe_te9:dffpipe12.d[0]
d[1] => dffpipe_te9:dffpipe12.d[1]
d[2] => dffpipe_te9:dffpipe12.d[2]
d[3] => dffpipe_te9:dffpipe12.d[3]
d[4] => dffpipe_te9:dffpipe12.d[4]
d[5] => dffpipe_te9:dffpipe12.d[5]
d[6] => dffpipe_te9:dffpipe12.d[6]
d[7] => dffpipe_te9:dffpipe12.d[7]
d[8] => dffpipe_te9:dffpipe12.d[8]
d[9] => dffpipe_te9:dffpipe12.d[9]
q[0] <= dffpipe_te9:dffpipe12.q[0]
q[1] <= dffpipe_te9:dffpipe12.q[1]
q[2] <= dffpipe_te9:dffpipe12.q[2]
q[3] <= dffpipe_te9:dffpipe12.q[3]
q[4] <= dffpipe_te9:dffpipe12.q[4]
q[5] <= dffpipe_te9:dffpipe12.q[5]
q[6] <= dffpipe_te9:dffpipe12.q[6]
q[7] <= dffpipe_te9:dffpipe12.q[7]
q[8] <= dffpipe_te9:dffpipe12.q[8]
q[9] <= dffpipe_te9:dffpipe12.q[9]


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_ue9:dffpipe14.clock
clrn => dffpipe_ue9:dffpipe14.clrn
d[0] => dffpipe_ue9:dffpipe14.d[0]
d[1] => dffpipe_ue9:dffpipe14.d[1]
d[2] => dffpipe_ue9:dffpipe14.d[2]
d[3] => dffpipe_ue9:dffpipe14.d[3]
d[4] => dffpipe_ue9:dffpipe14.d[4]
d[5] => dffpipe_ue9:dffpipe14.d[5]
d[6] => dffpipe_ue9:dffpipe14.d[6]
d[7] => dffpipe_ue9:dffpipe14.d[7]
d[8] => dffpipe_ue9:dffpipe14.d[8]
d[9] => dffpipe_ue9:dffpipe14.d[9]
q[0] <= dffpipe_ue9:dffpipe14.q[0]
q[1] <= dffpipe_ue9:dffpipe14.q[1]
q[2] <= dffpipe_ue9:dffpipe14.q[2]
q[3] <= dffpipe_ue9:dffpipe14.q[3]
q[4] <= dffpipe_ue9:dffpipe14.q[4]
q[5] <= dffpipe_ue9:dffpipe14.q[5]
q[6] <= dffpipe_ue9:dffpipe14.q[6]
q[7] <= dffpipe_ue9:dffpipe14.q[7]
q[8] <= dffpipe_ue9:dffpipe14.q[8]
q[9] <= dffpipe_ue9:dffpipe14.q[9]


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top
clk => clk.IN1
rst_n => rst_n.IN1
disp_mode[0] => disp_mode[0].IN1
disp_mode[1] => disp_mode[1].IN1
disp_mode[2] => disp_mode[2].IN1
lcd_dclk <= lcd_driver:u_lcd_driver.lcd_dclk
lcd_blank <= lcd_driver:u_lcd_driver.lcd_blank
lcd_sync <= lcd_driver:u_lcd_driver.lcd_sync
lcd_hs <= lcd_driver:u_lcd_driver.lcd_hs
lcd_vs <= lcd_driver:u_lcd_driver.lcd_vs
lcd_en <= lcd_driver:u_lcd_driver.lcd_en
lcd_rgb[0] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[1] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[2] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[3] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[4] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[5] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[6] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[7] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[8] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[9] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[10] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[11] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[12] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[13] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[14] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[15] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_request <= lcd_driver:u_lcd_driver.lcd_request
lcd_framesync <= lcd_driver:u_lcd_driver.lcd_framesync
lcd_xpos[0] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[1] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[2] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[3] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[4] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[5] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[6] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[7] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[8] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[9] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[10] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_ypos[0] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[1] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[2] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[3] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[4] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[5] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[6] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[7] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[8] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[9] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[10] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_data[0] => lcd_data[0].IN1
lcd_data[1] => lcd_data[1].IN1
lcd_data[2] => lcd_data[2].IN1
lcd_data[3] => lcd_data[3].IN1
lcd_data[4] => lcd_data[4].IN1
lcd_data[5] => lcd_data[5].IN1
lcd_data[6] => lcd_data[6].IN1
lcd_data[7] => lcd_data[7].IN1
lcd_data[8] => lcd_data[8].IN1
lcd_data[9] => lcd_data[9].IN1
lcd_data[10] => lcd_data[10].IN1
lcd_data[11] => lcd_data[11].IN1
lcd_data[12] => lcd_data[12].IN1
lcd_data[13] => lcd_data[13].IN1
lcd_data[14] => lcd_data[14].IN1
lcd_data[15] => lcd_data[15].IN1


|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver
clk => bar_data[0].CLK
clk => bar_data[1].CLK
clk => bar_data[2].CLK
clk => bar_data[3].CLK
clk => bar_data[4].CLK
clk => bar_data[5].CLK
clk => bar_data[6].CLK
clk => bar_data[7].CLK
clk => bar_data[8].CLK
clk => bar_data[9].CLK
clk => bar_data[10].CLK
clk => bar_data[11].CLK
clk => bar_data[12].CLK
clk => bar_data[13].CLK
clk => bar_data[14].CLK
clk => bar_data[15].CLK
clk => grid_data[0].CLK
clk => grid_data[1].CLK
clk => grid_data[2].CLK
clk => grid_data[3].CLK
clk => grid_data[4].CLK
clk => grid_data[5].CLK
clk => grid_data[6].CLK
clk => grid_data[7].CLK
clk => grid_data[8].CLK
clk => grid_data[9].CLK
clk => grid_data[10].CLK
clk => grid_data[11].CLK
clk => grid_data[12].CLK
clk => grid_data[13].CLK
clk => grid_data[14].CLK
clk => grid_data[15].CLK
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => vcnt[9].CLK
clk => vcnt[10].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => hcnt[10].CLK
clk => lcd_out_reg[0].CLK
clk => lcd_out_reg[1].CLK
clk => lcd_out_reg[2].CLK
clk => lcd_out_reg[3].CLK
clk => lcd_out_reg[4].CLK
clk => lcd_out_reg[5].CLK
clk => lcd_out_reg[6].CLK
clk => lcd_out_reg[7].CLK
clk => lcd_out_reg[8].CLK
clk => lcd_out_reg[9].CLK
clk => lcd_out_reg[10].CLK
clk => lcd_out_reg[11].CLK
clk => lcd_out_reg[12].CLK
clk => lcd_out_reg[13].CLK
clk => lcd_out_reg[14].CLK
clk => lcd_out_reg[15].CLK
clk => lcd_dclk.DATAIN
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => hcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
rst_n => vcnt.OUTPUTSELECT
disp_mode[0] => Mux0.IN2
disp_mode[0] => Mux1.IN2
disp_mode[0] => Mux2.IN2
disp_mode[0] => Mux3.IN2
disp_mode[0] => Mux4.IN2
disp_mode[0] => Mux5.IN2
disp_mode[0] => Mux6.IN2
disp_mode[0] => Mux7.IN2
disp_mode[0] => Mux8.IN2
disp_mode[0] => Mux9.IN2
disp_mode[0] => Mux10.IN3
disp_mode[0] => Mux11.IN2
disp_mode[0] => Mux12.IN2
disp_mode[0] => Mux13.IN2
disp_mode[0] => Mux14.IN2
disp_mode[0] => Mux15.IN2
disp_mode[1] => Mux0.IN1
disp_mode[1] => Mux1.IN1
disp_mode[1] => Mux2.IN1
disp_mode[1] => Mux3.IN1
disp_mode[1] => Mux4.IN1
disp_mode[1] => Mux5.IN1
disp_mode[1] => Mux6.IN1
disp_mode[1] => Mux7.IN1
disp_mode[1] => Mux8.IN1
disp_mode[1] => Mux9.IN1
disp_mode[1] => Mux10.IN2
disp_mode[1] => Mux11.IN1
disp_mode[1] => Mux12.IN1
disp_mode[1] => Mux13.IN1
disp_mode[1] => Mux14.IN1
disp_mode[1] => Mux15.IN1
disp_mode[2] => Mux0.IN0
disp_mode[2] => Mux1.IN0
disp_mode[2] => Mux2.IN0
disp_mode[2] => Mux3.IN0
disp_mode[2] => Mux4.IN0
disp_mode[2] => Mux5.IN0
disp_mode[2] => Mux6.IN0
disp_mode[2] => Mux7.IN0
disp_mode[2] => Mux8.IN0
disp_mode[2] => Mux9.IN0
disp_mode[2] => Mux10.IN1
disp_mode[2] => Mux11.IN0
disp_mode[2] => Mux12.IN0
disp_mode[2] => Mux13.IN0
disp_mode[2] => Mux14.IN0
disp_mode[2] => Mux15.IN0
lcd_dclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_blank <= lcd_blank.DB_MAX_OUTPUT_PORT_TYPE
lcd_sync <= <GND>
lcd_hs <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs <= LessThan9.DB_MAX_OUTPUT_PORT_TYPE
lcd_en <= lcd_en.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[0] <= lcd_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[1] <= lcd_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[2] <= lcd_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[3] <= lcd_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[4] <= lcd_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[5] <= lcd_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[6] <= lcd_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[7] <= lcd_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[8] <= lcd_out_reg[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[9] <= lcd_out_reg[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[10] <= lcd_out_reg[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[11] <= lcd_out_reg[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[12] <= lcd_out_reg[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[13] <= lcd_out_reg[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[14] <= lcd_out_reg[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[15] <= lcd_out_reg[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_request <= lcd_request.DB_MAX_OUTPUT_PORT_TYPE
lcd_framesync <= LessThan9.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[0] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[1] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[2] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[3] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[4] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[5] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[6] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[7] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[8] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[9] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[10] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[0] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[1] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[2] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[3] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[4] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[5] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[6] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[7] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[8] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[9] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[10] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] => Mux15.IN3
lcd_data[1] => Mux14.IN3
lcd_data[2] => Mux13.IN3
lcd_data[3] => Mux12.IN3
lcd_data[4] => Mux11.IN3
lcd_data[5] => Mux10.IN4
lcd_data[6] => Mux9.IN3
lcd_data[7] => Mux8.IN3
lcd_data[8] => Mux7.IN3
lcd_data[9] => Mux6.IN3
lcd_data[10] => Mux5.IN3
lcd_data[11] => Mux4.IN3
lcd_data[12] => Mux3.IN3
lcd_data[13] => Mux2.IN3
lcd_data[14] => Mux1.IN3
lcd_data[15] => Mux0.IN3


|DEMO_A|smg_interface_demo:u4
CLK => CLK.IN2
RSTn => RSTn.IN2
SMG_Data[0] <= smg_interface:U2.SMG_Data
SMG_Data[1] <= smg_interface:U2.SMG_Data
SMG_Data[2] <= smg_interface:U2.SMG_Data
SMG_Data[3] <= smg_interface:U2.SMG_Data
SMG_Data[4] <= smg_interface:U2.SMG_Data
SMG_Data[5] <= smg_interface:U2.SMG_Data
SMG_Data[6] <= smg_interface:U2.SMG_Data
SMG_Data[7] <= smg_interface:U2.SMG_Data
Scan_Sig[0] <= smg_interface:U2.Scan_Sig
Scan_Sig[1] <= smg_interface:U2.Scan_Sig
Scan_Sig[2] <= smg_interface:U2.Scan_Sig
Scan_Sig[3] <= smg_interface:U2.Scan_Sig
Scan_Sig[4] <= smg_interface:U2.Scan_Sig
Scan_Sig[5] <= smg_interface:U2.Scan_Sig


|DEMO_A|smg_interface_demo:u4|demo_control_module:U1
CLK => rNumber[0].CLK
CLK => rNumber[1].CLK
CLK => rNumber[2].CLK
CLK => rNumber[3].CLK
CLK => rNumber[4].CLK
CLK => rNumber[5].CLK
CLK => rNumber[6].CLK
CLK => rNumber[7].CLK
CLK => rNumber[8].CLK
CLK => rNumber[9].CLK
CLK => rNumber[10].CLK
CLK => rNumber[11].CLK
CLK => rNumber[12].CLK
CLK => rNumber[13].CLK
CLK => rNumber[14].CLK
CLK => rNumber[15].CLK
CLK => rNumber[16].CLK
CLK => rNumber[17].CLK
CLK => rNumber[18].CLK
CLK => rNumber[19].CLK
CLK => rNumber[20].CLK
CLK => rNumber[21].CLK
CLK => rNumber[22].CLK
CLK => rNumber[23].CLK
CLK => rNum[0].CLK
CLK => rNum[1].CLK
CLK => rNum[2].CLK
CLK => rNum[3].CLK
CLK => rNum[4].CLK
CLK => rNum[5].CLK
CLK => rNum[6].CLK
CLK => rNum[7].CLK
CLK => rNum[8].CLK
CLK => rNum[9].CLK
CLK => rNum[10].CLK
CLK => rNum[11].CLK
CLK => rNum[12].CLK
CLK => rNum[13].CLK
CLK => rNum[14].CLK
CLK => rNum[15].CLK
CLK => rNum[16].CLK
CLK => rNum[17].CLK
CLK => rNum[18].CLK
CLK => rNum[19].CLK
CLK => rNum[20].CLK
CLK => rNum[21].CLK
CLK => rNum[22].CLK
CLK => rNum[23].CLK
CLK => i[0].CLK
CLK => i[1].CLK
CLK => i[2].CLK
CLK => i[3].CLK
CLK => C1[0].CLK
CLK => C1[1].CLK
CLK => C1[2].CLK
CLK => C1[3].CLK
CLK => C1[4].CLK
CLK => C1[5].CLK
CLK => C1[6].CLK
CLK => C1[7].CLK
CLK => C1[8].CLK
CLK => C1[9].CLK
CLK => C1[10].CLK
CLK => C1[11].CLK
CLK => C1[12].CLK
CLK => C1[13].CLK
CLK => C1[14].CLK
CLK => C1[15].CLK
CLK => C1[16].CLK
CLK => C1[17].CLK
CLK => C1[18].CLK
CLK => C1[19].CLK
CLK => C1[20].CLK
CLK => C1[21].CLK
CLK => C1[22].CLK
RSTn => rNumber[0].ACLR
RSTn => rNumber[1].ACLR
RSTn => rNumber[2].ACLR
RSTn => rNumber[3].ACLR
RSTn => rNumber[4].ACLR
RSTn => rNumber[5].ACLR
RSTn => rNumber[6].ACLR
RSTn => rNumber[7].ACLR
RSTn => rNumber[8].ACLR
RSTn => rNumber[9].ACLR
RSTn => rNumber[10].ACLR
RSTn => rNumber[11].ACLR
RSTn => rNumber[12].ACLR
RSTn => rNumber[13].ACLR
RSTn => rNumber[14].ACLR
RSTn => rNumber[15].ACLR
RSTn => rNumber[16].ACLR
RSTn => rNumber[17].ACLR
RSTn => rNumber[18].ACLR
RSTn => rNumber[19].ACLR
RSTn => rNumber[20].ACLR
RSTn => rNumber[21].ACLR
RSTn => rNumber[22].ACLR
RSTn => rNumber[23].ACLR
RSTn => rNum[0].ACLR
RSTn => rNum[1].ACLR
RSTn => rNum[2].ACLR
RSTn => rNum[3].ACLR
RSTn => rNum[4].ACLR
RSTn => rNum[5].ACLR
RSTn => rNum[6].ACLR
RSTn => rNum[7].ACLR
RSTn => rNum[8].ACLR
RSTn => rNum[9].ACLR
RSTn => rNum[10].ACLR
RSTn => rNum[11].ACLR
RSTn => rNum[12].ACLR
RSTn => rNum[13].ACLR
RSTn => rNum[14].ACLR
RSTn => rNum[15].ACLR
RSTn => rNum[16].ACLR
RSTn => rNum[17].ACLR
RSTn => rNum[18].ACLR
RSTn => rNum[19].ACLR
RSTn => rNum[20].ACLR
RSTn => rNum[21].ACLR
RSTn => rNum[22].ACLR
RSTn => rNum[23].ACLR
RSTn => i[0].ACLR
RSTn => i[1].ACLR
RSTn => i[2].ACLR
RSTn => i[3].ACLR
RSTn => C1[0].ACLR
RSTn => C1[1].ACLR
RSTn => C1[2].ACLR
RSTn => C1[3].ACLR
RSTn => C1[4].ACLR
RSTn => C1[5].ACLR
RSTn => C1[6].ACLR
RSTn => C1[7].ACLR
RSTn => C1[8].ACLR
RSTn => C1[9].ACLR
RSTn => C1[10].ACLR
RSTn => C1[11].ACLR
RSTn => C1[12].ACLR
RSTn => C1[13].ACLR
RSTn => C1[14].ACLR
RSTn => C1[15].ACLR
RSTn => C1[16].ACLR
RSTn => C1[17].ACLR
RSTn => C1[18].ACLR
RSTn => C1[19].ACLR
RSTn => C1[20].ACLR
RSTn => C1[21].ACLR
RSTn => C1[22].ACLR
Number_Sig[0] <= rNumber[0].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[1] <= rNumber[1].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[2] <= rNumber[2].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[3] <= rNumber[3].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[4] <= rNumber[4].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[5] <= rNumber[5].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[6] <= rNumber[6].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[7] <= rNumber[7].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[8] <= rNumber[8].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[9] <= rNumber[9].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[10] <= rNumber[10].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[11] <= rNumber[11].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[12] <= rNumber[12].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[13] <= rNumber[13].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[14] <= rNumber[14].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[15] <= rNumber[15].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[16] <= rNumber[16].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[17] <= rNumber[17].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[18] <= rNumber[18].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[19] <= rNumber[19].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[20] <= rNumber[20].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[21] <= rNumber[21].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[22] <= rNumber[22].DB_MAX_OUTPUT_PORT_TYPE
Number_Sig[23] <= rNumber[23].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|smg_interface_demo:u4|smg_interface:U2
CLK => CLK.IN3
RSTn => RSTn.IN3
Number_Sig[0] => Number_Sig[0].IN1
Number_Sig[1] => Number_Sig[1].IN1
Number_Sig[2] => Number_Sig[2].IN1
Number_Sig[3] => Number_Sig[3].IN1
Number_Sig[4] => Number_Sig[4].IN1
Number_Sig[5] => Number_Sig[5].IN1
Number_Sig[6] => Number_Sig[6].IN1
Number_Sig[7] => Number_Sig[7].IN1
Number_Sig[8] => Number_Sig[8].IN1
Number_Sig[9] => Number_Sig[9].IN1
Number_Sig[10] => Number_Sig[10].IN1
Number_Sig[11] => Number_Sig[11].IN1
Number_Sig[12] => Number_Sig[12].IN1
Number_Sig[13] => Number_Sig[13].IN1
Number_Sig[14] => Number_Sig[14].IN1
Number_Sig[15] => Number_Sig[15].IN1
Number_Sig[16] => Number_Sig[16].IN1
Number_Sig[17] => Number_Sig[17].IN1
Number_Sig[18] => Number_Sig[18].IN1
Number_Sig[19] => Number_Sig[19].IN1
Number_Sig[20] => Number_Sig[20].IN1
Number_Sig[21] => Number_Sig[21].IN1
Number_Sig[22] => Number_Sig[22].IN1
Number_Sig[23] => Number_Sig[23].IN1
SMG_Data[0] <= smg_encode_module:U2.SMG_Data
SMG_Data[1] <= smg_encode_module:U2.SMG_Data
SMG_Data[2] <= smg_encode_module:U2.SMG_Data
SMG_Data[3] <= smg_encode_module:U2.SMG_Data
SMG_Data[4] <= smg_encode_module:U2.SMG_Data
SMG_Data[5] <= smg_encode_module:U2.SMG_Data
SMG_Data[6] <= smg_encode_module:U2.SMG_Data
SMG_Data[7] <= smg_encode_module:U2.SMG_Data
Scan_Sig[0] <= smg_scan_module:U3.Scan_Sig
Scan_Sig[1] <= smg_scan_module:U3.Scan_Sig
Scan_Sig[2] <= smg_scan_module:U3.Scan_Sig
Scan_Sig[3] <= smg_scan_module:U3.Scan_Sig
Scan_Sig[4] <= smg_scan_module:U3.Scan_Sig
Scan_Sig[5] <= smg_scan_module:U3.Scan_Sig


|DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1
CLK => rNumber[0].CLK
CLK => rNumber[1].CLK
CLK => rNumber[2].CLK
CLK => rNumber[3].CLK
CLK => i[0].CLK
CLK => i[1].CLK
CLK => i[2].CLK
CLK => i[3].CLK
CLK => C1[0].CLK
CLK => C1[1].CLK
CLK => C1[2].CLK
CLK => C1[3].CLK
CLK => C1[4].CLK
CLK => C1[5].CLK
CLK => C1[6].CLK
CLK => C1[7].CLK
CLK => C1[8].CLK
CLK => C1[9].CLK
CLK => C1[10].CLK
CLK => C1[11].CLK
CLK => C1[12].CLK
CLK => C1[13].CLK
CLK => C1[14].CLK
CLK => C1[15].CLK
RSTn => C1[0].ACLR
RSTn => C1[1].ACLR
RSTn => C1[2].ACLR
RSTn => C1[3].ACLR
RSTn => C1[4].ACLR
RSTn => C1[5].ACLR
RSTn => C1[6].ACLR
RSTn => C1[7].ACLR
RSTn => C1[8].ACLR
RSTn => C1[9].ACLR
RSTn => C1[10].ACLR
RSTn => C1[11].ACLR
RSTn => C1[12].ACLR
RSTn => C1[13].ACLR
RSTn => C1[14].ACLR
RSTn => C1[15].ACLR
RSTn => rNumber[0].ACLR
RSTn => rNumber[1].ACLR
RSTn => rNumber[2].ACLR
RSTn => rNumber[3].ACLR
RSTn => i[0].ACLR
RSTn => i[1].ACLR
RSTn => i[2].ACLR
RSTn => i[3].ACLR
Number_Sig[0] => rNumber.DATAA
Number_Sig[1] => rNumber.DATAA
Number_Sig[2] => rNumber.DATAA
Number_Sig[3] => rNumber.DATAA
Number_Sig[4] => rNumber.DATAA
Number_Sig[5] => rNumber.DATAA
Number_Sig[6] => rNumber.DATAA
Number_Sig[7] => rNumber.DATAA
Number_Sig[8] => rNumber.DATAA
Number_Sig[9] => rNumber.DATAA
Number_Sig[10] => rNumber.DATAA
Number_Sig[11] => rNumber.DATAA
Number_Sig[12] => rNumber.DATAA
Number_Sig[13] => rNumber.DATAA
Number_Sig[14] => rNumber.DATAA
Number_Sig[15] => rNumber.DATAA
Number_Sig[16] => rNumber.DATAA
Number_Sig[17] => rNumber.DATAA
Number_Sig[18] => rNumber.DATAA
Number_Sig[19] => rNumber.DATAA
Number_Sig[20] => rNumber.DATAA
Number_Sig[21] => rNumber.DATAA
Number_Sig[22] => rNumber.DATAA
Number_Sig[23] => rNumber.DATAA
Number_Data[0] <= rNumber[0].DB_MAX_OUTPUT_PORT_TYPE
Number_Data[1] <= rNumber[1].DB_MAX_OUTPUT_PORT_TYPE
Number_Data[2] <= rNumber[2].DB_MAX_OUTPUT_PORT_TYPE
Number_Data[3] <= rNumber[3].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2
CLK => rSMG[0].CLK
CLK => rSMG[1].CLK
CLK => rSMG[2].CLK
CLK => rSMG[3].CLK
CLK => rSMG[4].CLK
CLK => rSMG[5].CLK
CLK => rSMG[6].CLK
CLK => rSMG[7].CLK
RSTn => rSMG[0].PRESET
RSTn => rSMG[1].PRESET
RSTn => rSMG[2].PRESET
RSTn => rSMG[3].PRESET
RSTn => rSMG[4].PRESET
RSTn => rSMG[5].PRESET
RSTn => rSMG[6].PRESET
RSTn => rSMG[7].PRESET
Number_Data[0] => Mux0.IN13
Number_Data[0] => Mux1.IN13
Number_Data[0] => Mux2.IN13
Number_Data[0] => Mux3.IN13
Number_Data[0] => Mux4.IN13
Number_Data[0] => Mux5.IN13
Number_Data[0] => Mux6.IN13
Number_Data[1] => Decoder0.IN2
Number_Data[1] => Mux0.IN12
Number_Data[1] => Mux1.IN12
Number_Data[1] => Mux2.IN12
Number_Data[1] => Mux3.IN12
Number_Data[1] => Mux4.IN12
Number_Data[1] => Mux5.IN12
Number_Data[1] => Mux6.IN12
Number_Data[2] => Decoder0.IN1
Number_Data[2] => Mux0.IN11
Number_Data[2] => Mux1.IN11
Number_Data[2] => Mux2.IN11
Number_Data[2] => Mux3.IN11
Number_Data[2] => Mux4.IN11
Number_Data[2] => Mux5.IN11
Number_Data[2] => Mux6.IN11
Number_Data[3] => Decoder0.IN0
Number_Data[3] => Mux0.IN10
Number_Data[3] => Mux1.IN10
Number_Data[3] => Mux2.IN10
Number_Data[3] => Mux3.IN10
Number_Data[3] => Mux4.IN10
Number_Data[3] => Mux5.IN10
Number_Data[3] => Mux6.IN10
SMG_Data[0] <= rSMG[0].DB_MAX_OUTPUT_PORT_TYPE
SMG_Data[1] <= rSMG[1].DB_MAX_OUTPUT_PORT_TYPE
SMG_Data[2] <= rSMG[2].DB_MAX_OUTPUT_PORT_TYPE
SMG_Data[3] <= rSMG[3].DB_MAX_OUTPUT_PORT_TYPE
SMG_Data[4] <= rSMG[4].DB_MAX_OUTPUT_PORT_TYPE
SMG_Data[5] <= rSMG[5].DB_MAX_OUTPUT_PORT_TYPE
SMG_Data[6] <= rSMG[6].DB_MAX_OUTPUT_PORT_TYPE
SMG_Data[7] <= rSMG[7].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3
CLK => rScan[0].CLK
CLK => rScan[1].CLK
CLK => rScan[2].CLK
CLK => rScan[3].CLK
CLK => rScan[4].CLK
CLK => rScan[5].CLK
CLK => i[0].CLK
CLK => i[1].CLK
CLK => i[2].CLK
CLK => i[3].CLK
CLK => C1[0].CLK
CLK => C1[1].CLK
CLK => C1[2].CLK
CLK => C1[3].CLK
CLK => C1[4].CLK
CLK => C1[5].CLK
CLK => C1[6].CLK
CLK => C1[7].CLK
CLK => C1[8].CLK
CLK => C1[9].CLK
CLK => C1[10].CLK
CLK => C1[11].CLK
CLK => C1[12].CLK
CLK => C1[13].CLK
CLK => C1[14].CLK
CLK => C1[15].CLK
RSTn => C1[0].ACLR
RSTn => C1[1].ACLR
RSTn => C1[2].ACLR
RSTn => C1[3].ACLR
RSTn => C1[4].ACLR
RSTn => C1[5].ACLR
RSTn => C1[6].ACLR
RSTn => C1[7].ACLR
RSTn => C1[8].ACLR
RSTn => C1[9].ACLR
RSTn => C1[10].ACLR
RSTn => C1[11].ACLR
RSTn => C1[12].ACLR
RSTn => C1[13].ACLR
RSTn => C1[14].ACLR
RSTn => C1[15].ACLR
RSTn => rScan[0].ACLR
RSTn => rScan[1].ACLR
RSTn => rScan[2].ACLR
RSTn => rScan[3].ACLR
RSTn => rScan[4].ACLR
RSTn => rScan[5].PRESET
RSTn => i[0].ACLR
RSTn => i[1].ACLR
RSTn => i[2].ACLR
RSTn => i[3].ACLR
Scan_Sig[0] <= rScan[0].DB_MAX_OUTPUT_PORT_TYPE
Scan_Sig[1] <= rScan[1].DB_MAX_OUTPUT_PORT_TYPE
Scan_Sig[2] <= rScan[2].DB_MAX_OUTPUT_PORT_TYPE
Scan_Sig[3] <= rScan[3].DB_MAX_OUTPUT_PORT_TYPE
Scan_Sig[4] <= rScan[4].DB_MAX_OUTPUT_PORT_TYPE
Scan_Sig[5] <= rScan[5].DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sos_generator_module:u5
CLK => CLK.IN2
RSTn => RSTn.IN2
Pin_Out <= sos_module:U2.Pin_Out


|DEMO_A|sos_generator_module:u5|control_module:U1
CLK => Count1[0].CLK
CLK => Count1[1].CLK
CLK => Count1[2].CLK
CLK => Count1[3].CLK
CLK => Count1[4].CLK
CLK => Count1[5].CLK
CLK => Count1[6].CLK
CLK => Count1[7].CLK
CLK => Count1[8].CLK
CLK => Count1[9].CLK
CLK => Count1[10].CLK
CLK => Count1[11].CLK
CLK => Count1[12].CLK
CLK => Count1[13].CLK
CLK => Count1[14].CLK
CLK => Count1[15].CLK
CLK => Count1[16].CLK
CLK => Count1[17].CLK
CLK => Count1[18].CLK
CLK => Count1[19].CLK
CLK => Count1[20].CLK
CLK => Count1[21].CLK
CLK => Count1[22].CLK
CLK => Count1[23].CLK
CLK => Count1[24].CLK
CLK => Count1[25].CLK
CLK => Count1[26].CLK
CLK => Count1[27].CLK
CLK => isEn.CLK
RSTn => Count1[0].ACLR
RSTn => Count1[1].ACLR
RSTn => Count1[2].ACLR
RSTn => Count1[3].ACLR
RSTn => Count1[4].ACLR
RSTn => Count1[5].ACLR
RSTn => Count1[6].ACLR
RSTn => Count1[7].ACLR
RSTn => Count1[8].ACLR
RSTn => Count1[9].ACLR
RSTn => Count1[10].ACLR
RSTn => Count1[11].ACLR
RSTn => Count1[12].ACLR
RSTn => Count1[13].ACLR
RSTn => Count1[14].ACLR
RSTn => Count1[15].ACLR
RSTn => Count1[16].ACLR
RSTn => Count1[17].ACLR
RSTn => Count1[18].ACLR
RSTn => Count1[19].ACLR
RSTn => Count1[20].ACLR
RSTn => Count1[21].ACLR
RSTn => Count1[22].ACLR
RSTn => Count1[23].ACLR
RSTn => Count1[24].ACLR
RSTn => Count1[25].ACLR
RSTn => Count1[26].ACLR
RSTn => Count1[27].ACLR
RSTn => isEn.ACLR
SOS_En_Sig <= isEn.DB_MAX_OUTPUT_PORT_TYPE


|DEMO_A|sos_generator_module:u5|sos_module:U2
CLK => i[0].CLK
CLK => i[1].CLK
CLK => i[2].CLK
CLK => i[3].CLK
CLK => i[4].CLK
CLK => rPin_Out.CLK
CLK => isCount.CLK
CLK => Count_MS[0].CLK
CLK => Count_MS[1].CLK
CLK => Count_MS[2].CLK
CLK => Count_MS[3].CLK
CLK => Count_MS[4].CLK
CLK => Count_MS[5].CLK
CLK => Count_MS[6].CLK
CLK => Count_MS[7].CLK
CLK => Count_MS[8].CLK
CLK => Count_MS[9].CLK
CLK => Count1[0].CLK
CLK => Count1[1].CLK
CLK => Count1[2].CLK
CLK => Count1[3].CLK
CLK => Count1[4].CLK
CLK => Count1[5].CLK
CLK => Count1[6].CLK
CLK => Count1[7].CLK
CLK => Count1[8].CLK
CLK => Count1[9].CLK
CLK => Count1[10].CLK
CLK => Count1[11].CLK
CLK => Count1[12].CLK
CLK => Count1[13].CLK
CLK => Count1[14].CLK
CLK => Count1[15].CLK
RSTn => Count1[0].ACLR
RSTn => Count1[1].ACLR
RSTn => Count1[2].ACLR
RSTn => Count1[3].ACLR
RSTn => Count1[4].ACLR
RSTn => Count1[5].ACLR
RSTn => Count1[6].ACLR
RSTn => Count1[7].ACLR
RSTn => Count1[8].ACLR
RSTn => Count1[9].ACLR
RSTn => Count1[10].ACLR
RSTn => Count1[11].ACLR
RSTn => Count1[12].ACLR
RSTn => Count1[13].ACLR
RSTn => Count1[14].ACLR
RSTn => Count1[15].ACLR
RSTn => i[0].ACLR
RSTn => i[1].ACLR
RSTn => i[2].ACLR
RSTn => i[3].ACLR
RSTn => i[4].ACLR
RSTn => rPin_Out.ACLR
RSTn => isCount.ACLR
RSTn => Count_MS[0].ACLR
RSTn => Count_MS[1].ACLR
RSTn => Count_MS[2].ACLR
RSTn => Count_MS[3].ACLR
RSTn => Count_MS[4].ACLR
RSTn => Count_MS[5].ACLR
RSTn => Count_MS[6].ACLR
RSTn => Count_MS[7].ACLR
RSTn => Count_MS[8].ACLR
RSTn => Count_MS[9].ACLR
Pin_Out <= rPin_Out.DB_MAX_OUTPUT_PORT_TYPE
SOS_En_Sig => i.OUTPUTSELECT
SOS_En_Sig => i.OUTPUTSELECT
SOS_En_Sig => i.OUTPUTSELECT
SOS_En_Sig => i.OUTPUTSELECT
SOS_En_Sig => i.OUTPUTSELECT


|DEMO_A|key_test:u6
clk => temp_value[0].CLK
clk => temp_value[1].CLK
clk => temp_value[2].CLK
clk => key_scan_r[0].CLK
clk => key_scan_r[1].CLK
clk => key_scan_r[2].CLK
clk => key_scan[0].CLK
clk => key_scan[1].CLK
clk => key_scan[2].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
rst_n => key_scan[0].ACLR
rst_n => key_scan[1].ACLR
rst_n => key_scan[2].ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
rst_n => count[11].ACLR
rst_n => count[12].ACLR
rst_n => count[13].ACLR
rst_n => count[14].ACLR
rst_n => count[15].ACLR
rst_n => count[16].ACLR
rst_n => count[17].ACLR
rst_n => count[18].ACLR
rst_n => count[19].ACLR
rst_n => temp_value[0].ACLR
rst_n => temp_value[1].ACLR
rst_n => temp_value[2].ACLR
key_in[0] => key_scan[0].DATAIN
key_in[1] => key_scan[1].DATAIN
key_in[2] => key_scan[2].DATAIN
disp_mode[0] <= temp_value[0].DB_MAX_OUTPUT_PORT_TYPE
disp_mode[1] <= temp_value[1].DB_MAX_OUTPUT_PORT_TYPE
disp_mode[2] <= temp_value[2].DB_MAX_OUTPUT_PORT_TYPE


