Log File: /tmp/filej6JA1V
Markers File: /tmp/filegoxvfG
Debug File: /tmp/filecFlgPa
     Debug[0] := TRUE
Elapsed time since start = (00:00:01)

 **************************************************************
 *  End processing project file and command line  (00:00:00)  *
 **************************************************************


 *************************
 *  Loading State Files  *
 *************************

Force load the state file for subdesign @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1) of type FMC_TLU_CFD
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) changed from IC2_1:1 to IC2_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C4_1:1 to C4_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C7_1:1 to C7_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C10_1:1 to C10_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C9_1:1 to C9_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C6_1:1 to C6_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C3_1:1 to C3_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) changed from IC2_1:2 to IC2_1:2.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) changed from R9_1:1 to R9_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C2_1:1 to C2_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) changed from R5_1:1 to R5_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) changed from R10_1:1 to R10_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) changed from R7_1:1 to R7_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) changed from R3_1:1 to R3_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) changed from R13_1:1 to R13_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) changed from R11_1:1 to R11_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) changed from D1_1:1 to D1_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C1_1:1 to C1_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) changed from IC1_1:1 to IC1_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) changed from IC3_1:1 to IC3_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) changed from R4_1:1 to R4_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) changed from R1_1:1 to R1_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) changed from R6_1:1 to R6_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) changed from R2_1:1 to R2_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) changed from R8_1:1 to R8_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C5_1:1 to C5_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C8_1:1 to C8_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) changed from R14_1:1 to R14_1:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) changed from R12_1:1 to R12_1:1.
State file should be reused for subdesign @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1) of type FMC_TLU_CFD
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) changed from IC2_2:1 to IC2_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C4_2:1 to C4_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C7_2:1 to C7_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C10_2:1 to C10_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C9_2:1 to C9_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C6_2:1 to C6_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C3_2:1 to C3_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) changed from IC2_2:2 to IC2_2:2.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) changed from R9_2:1 to R9_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C2_2:1 to C2_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) changed from R5_2:1 to R5_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) changed from R10_2:1 to R10_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) changed from R7_2:1 to R7_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) changed from R3_2:1 to R3_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) changed from R13_2:1 to R13_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) changed from R11_2:1 to R11_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) changed from D1_2:1 to D1_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C1_2:1 to C1_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) changed from IC1_2:1 to IC1_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) changed from IC3_2:1 to IC3_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) changed from R4_2:1 to R4_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) changed from R1_2:1 to R1_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) changed from R6_2:1 to R6_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) changed from R2_2:1 to R2_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) changed from R8_2:1 to R8_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C5_2:1 to C5_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C8_2:1 to C8_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) changed from R14_2:1 to R14_2:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) changed from R12_2:1 to R12_2:1.
State file should be reused for subdesign @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1) of type FMC_TLU_CFD
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) changed from IC2_3:1 to IC2_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C4_3:1 to C4_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C7_3:1 to C7_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C10_3:1 to C10_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C9_3:1 to C9_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C6_3:1 to C6_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C3_3:1 to C3_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) changed from IC2_3:2 to IC2_3:2.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) changed from R9_3:1 to R9_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C2_3:1 to C2_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) changed from R5_3:1 to R5_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) changed from R10_3:1 to R10_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) changed from R7_3:1 to R7_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) changed from R3_3:1 to R3_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) changed from R13_3:1 to R13_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) changed from R11_3:1 to R11_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) changed from D1_3:1 to D1_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C1_3:1 to C1_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) changed from IC1_3:1 to IC1_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) changed from IC3_3:1 to IC3_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) changed from R4_3:1 to R4_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) changed from R1_3:1 to R1_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) changed from R6_3:1 to R6_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) changed from R2_3:1 to R2_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) changed from R8_3:1 to R8_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C5_3:1 to C5_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C8_3:1 to C8_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) changed from R14_3:1 to R14_3:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) changed from R12_3:1 to R12_3:1.
State file should be reused for subdesign @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1) of type FMC_TLU_CFD
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) changed from IC2_4:1 to IC2_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C4_4:1 to C4_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C7_4:1 to C7_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C10_4:1 to C10_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C9_4:1 to C9_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C6_4:1 to C6_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C3_4:1 to C3_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) changed from IC2_4:2 to IC2_4:2.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) changed from R9_4:1 to R9_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C2_4:1 to C2_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) changed from R5_4:1 to R5_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) changed from R10_4:1 to R10_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) changed from R7_4:1 to R7_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) changed from R3_4:1 to R3_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) changed from R13_4:1 to R13_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) changed from R11_4:1 to R11_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) changed from D1_4:1 to D1_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C1_4:1 to C1_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) changed from IC1_4:1 to IC1_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) changed from IC3_4:1 to IC3_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) changed from R4_4:1 to R4_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) changed from R1_4:1 to R1_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) changed from R6_4:1 to R6_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) changed from R2_4:1 to R2_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) changed from R8_4:1 to R8_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C5_4:1 to C5_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) changed from C8_4:1 to C8_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) changed from R14_4:1 to R14_4:1.
Ref des for prim inst @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) changed from R12_4:1 to R12_4:1.
Elapsed time since start = (00:00:02)

 *****************************************
 *  End loading State Files  (00:00:00)  *
 *****************************************


 ***************************
 *  Starting to feedback.  *
 ***************************

Board name: /projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/physical/fmc_tlu_v1_07.brd
Feedback time: Fri May  4 16:25:18 2012
Root Drawing name: FMC_TLU_TOPLEVEL
Header Properties: 
    A
    NET_NAME
    REFDES
    PIN_NUMBER
    FUNC_LOGICAL_PATH
    COMP_DEVICE_TYPE
    
    
    
    
    TERMINATION
    TERM_IDENT
Line Values: 
    S
    GND_SIGNAL
    IC1
    12
    
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    
    
    
    
Using PhysPart: AD5665RBRUZ-1-GND=GND_SIGNAL,VA
Creating feedback package: IC1
Line Values: 
    S
    P3V3
    IC1
    3
    
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    
    
    
    
Line Values: 
    S
    GND_SIGNAL
    IC1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    ADDR1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL    PhysName: GND_SIGNAL
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS)
Creating Pin Inst: ADDR1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) ADDR1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    ADDR2
    
    
Creating Pin Inst: ADDR2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) ADDR2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P3V3
    IC1
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    \clr*\
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3    PhysName: P3V3
Creating Pin Inst: CLR*
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) CLR*    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    GND_SIGNAL
    IC1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    \ldac*\
    
    
Creating Pin Inst: LDAC*
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) LDAC*    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P3V3
    IC1
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    POR
    
    
Creating Pin Inst: POR
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) POR    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    SCL
    IC1
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    SCL
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SCL    PhysName: SCL
Creating Pin Inst: SCL
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) SCL    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SCL
Line Values: 
    S
    SDA
    IC1
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    SDA
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SDA    PhysName: SDA
Creating Pin Inst: SDA
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) SDA    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SDA
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTA
    IC1
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    VOUTA
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTA    PhysName: UNNAMED_1_AD5665R_I63_VOUTA
Creating Pin Inst: VOUTA
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) VOUTA    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTA
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTB
    IC1
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    VOUTB
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTB    PhysName: UNNAMED_1_AD5665R_I63_VOUTB
Creating Pin Inst: VOUTB
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) VOUTB    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTB
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTC
    IC1
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    VOUTC
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTC    PhysName: UNNAMED_1_AD5665R_I63_VOUTC
Creating Pin Inst: VOUTC
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) VOUTC    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTC
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTD
    IC1
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    VOUTD
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTD    PhysName: UNNAMED_1_AD5665R_I63_VOUTD
Creating Pin Inst: VOUTD
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) VOUTD    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTD
Line Values: 
    S
    VREF
    IC1
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    
    
    F152
    \vrefin/vrefout\
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF    PhysName: VREF
Creating Pin Inst: VREFIN/VREFOUT
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS) VREFIN/VREFOUT    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
Line Values: 
    S
    FRAME
    J3
    10
    
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    
    
    
    
Using PhysPart: CON8P-MOLEX_44661-1011-GND=FRAA
Creating feedback package: J3
Line Values: 
    S
    FRAME
    J3
    9
    
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    
    
    
    
Line Values: 
    S
    
    J3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    TF-309
    A(0)
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I1@CNCONNECTOR.CON8P(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I1@CNCONNECTOR.CON8P(CHIPS)
Creating Pin Inst: A<0>
Line Values: 
    S
    
    J3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    TF-309
    A(1)
    
    
Creating Pin Inst: A<1>
Line Values: 
    S
    
    J3
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    TF-309
    A(2)
    
    
Creating Pin Inst: A<2>
Line Values: 
    S
    
    J3
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    TF-309
    A(3)
    
    
Creating Pin Inst: A<3>
Line Values: 
    S
    
    J3
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    TF-309
    A(4)
    
    
Creating Pin Inst: A<4>
Line Values: 
    S
    
    J3
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    TF-309
    A(5)
    
    
Creating Pin Inst: A<5>
Line Values: 
    S
    
    J3
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    TF-309
    A(6)
    
    
Creating Pin Inst: A<6>
Line Values: 
    S
    
    J3
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    
    
    TF-309
    A(7)
    
    
Creating Pin Inst: A<7>
Line Values: 
    S
    GND_HDMI1
    J1
    23
    
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    
    
    
    
Using PhysPart: MHDMI-19-02-H-TH-L-TR-GND=GND_A
Creating feedback package: J1
Line Values: 
    S
    GND_HDMI1
    J1
    22
    
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    
    
    
    
Line Values: 
    S
    GND_HDMI1
    J1
    21
    
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    
    
    
    
Line Values: 
    S
    GND_HDMI1
    J1
    20
    
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    
    
    
    
Line Values: 
    S
    
    J1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(0)
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I2@CNCONNECTOR.CON19P(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I2@CNCONNECTOR.CON19P(CHIPS)
Creating Pin Inst: A<0>
Line Values: 
    S
    
    J1
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(10)
    
    
Creating Pin Inst: A<10>
Line Values: 
    S
    
    J1
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(11)
    
    
Creating Pin Inst: A<11>
Line Values: 
    S
    
    J1
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(12)
    
    
Creating Pin Inst: A<12>
Line Values: 
    S
    
    J1
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(13)
    
    
Creating Pin Inst: A<13>
Line Values: 
    S
    
    J1
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(14)
    
    
Creating Pin Inst: A<14>
Line Values: 
    S
    
    J1
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(15)
    
    
Creating Pin Inst: A<15>
Line Values: 
    S
    
    J1
    17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(16)
    
    
Creating Pin Inst: A<16>
Line Values: 
    S
    
    J1
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(17)
    
    
Creating Pin Inst: A<17>
Line Values: 
    S
    
    J1
    19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(18)
    
    
Creating Pin Inst: A<18>
Line Values: 
    S
    
    J1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(1)
    
    
Creating Pin Inst: A<1>
Line Values: 
    S
    
    J1
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(2)
    
    
Creating Pin Inst: A<2>
Line Values: 
    S
    
    J1
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(3)
    
    
Creating Pin Inst: A<3>
Line Values: 
    S
    
    J1
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(4)
    
    
Creating Pin Inst: A<4>
Line Values: 
    S
    
    J1
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(5)
    
    
Creating Pin Inst: A<5>
Line Values: 
    S
    
    J1
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(6)
    
    
Creating Pin Inst: A<6>
Line Values: 
    S
    
    J1
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(7)
    
    
Creating Pin Inst: A<7>
Line Values: 
    S
    
    J1
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(8)
    
    
Creating Pin Inst: A<8>
Line Values: 
    S
    
    J1
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    
    
    TF-308
    A(9)
    
    
Creating Pin Inst: A<9>
Line Values: 
    S
    GND_HDMI2
    J2
    23
    
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    
    
    
    
Using PhysPart: MHDMI-19-02-H-TH-L-TR-GND=GND_B
Creating feedback package: J2
Line Values: 
    S
    GND_HDMI2
    J2
    22
    
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    
    
    
    
Line Values: 
    S
    GND_HDMI2
    J2
    21
    
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    
    
    
    
Line Values: 
    S
    GND_HDMI2
    J2
    20
    
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    
    
    
    
Line Values: 
    S
    
    J2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(0)
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I3@CNCONNECTOR.CON19P(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I3@CNCONNECTOR.CON19P(CHIPS)
Creating Pin Inst: A<0>
Line Values: 
    S
    
    J2
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(10)
    
    
Creating Pin Inst: A<10>
Line Values: 
    S
    
    J2
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(11)
    
    
Creating Pin Inst: A<11>
Line Values: 
    S
    
    J2
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(12)
    
    
Creating Pin Inst: A<12>
Line Values: 
    S
    
    J2
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(13)
    
    
Creating Pin Inst: A<13>
Line Values: 
    S
    
    J2
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(14)
    
    
Creating Pin Inst: A<14>
Line Values: 
    S
    
    J2
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(15)
    
    
Creating Pin Inst: A<15>
Line Values: 
    S
    
    J2
    17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(16)
    
    
Creating Pin Inst: A<16>
Line Values: 
    S
    
    J2
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(17)
    
    
Creating Pin Inst: A<17>
Line Values: 
    S
    
    J2
    19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(18)
    
    
Creating Pin Inst: A<18>
Line Values: 
    S
    
    J2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(1)
    
    
Creating Pin Inst: A<1>
Line Values: 
    S
    
    J2
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(2)
    
    
Creating Pin Inst: A<2>
Line Values: 
    S
    
    J2
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(3)
    
    
Creating Pin Inst: A<3>
Line Values: 
    S
    
    J2
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(4)
    
    
Creating Pin Inst: A<4>
Line Values: 
    S
    
    J2
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(5)
    
    
Creating Pin Inst: A<5>
Line Values: 
    S
    
    J2
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(6)
    
    
Creating Pin Inst: A<6>
Line Values: 
    S
    
    J2
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(7)
    
    
Creating Pin Inst: A<7>
Line Values: 
    S
    
    J2
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(8)
    
    
Creating Pin Inst: A<8>
Line Values: 
    S
    
    J2
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    
    
    TF-307
    A(9)
    
    
Creating Pin Inst: A<9>
Line Values: 
    S
    GND
    U1
    3
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    
    
    
    
Using PhysPart: PRTR5V0U8S_TSSOP-NXP
Creating feedback package: U1
Line Values: 
    S
    VCC
    U1
    8
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    
    
    
    
Line Values: 
    S
    
    U1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i4@bris_cds_analogue.prtr5v0u8s(chips)
    PRTR5V0U8S_TSSOP-NXP
    
    
    TF-306
    \in\
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I4@BRIS_CDS_ANALOGUE.PRTR5V0U8S(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I4@BRIS_CDS_ANALOGUE.PRTR5V0U8S(CHIPS)
Creating Pin Inst: IN
Line Values: 
    S
    
    U1
    2
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    TF-305
    
    
    
Line Values: 
    S
    
    U1
    4
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    TF-304
    
    
    
Line Values: 
    S
    
    U1
    5
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    TF-303
    
    
    
Line Values: 
    S
    
    U1
    6
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    TF-302
    
    
    
Line Values: 
    S
    
    U1
    7
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    TF-301
    
    
    
Line Values: 
    S
    
    U1
    9
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    TF-300
    
    
    
Line Values: 
    S
    
    U1
    10
    
    PRTR5V0U8S_TSSOP-NXP
    
    
    TF-299
    
    
    
Line Values: 
    S
    GND_SIGNAL
    PX1
    6
    
    PLEMO2CI-PLEMO2-00B-GND=GND_SIA
    
    
    
    
    
    
Using PhysPart: PLEMO2CI-PLEMO2-00B-GND=GND_SIA
Creating feedback package: PX1
Line Values: 
    S
    GND_SIGNAL
    PX1
    5
    
    PLEMO2CI-PLEMO2-00B-GND=GND_SIA
    
    
    
    
    
    
Line Values: 
    S
    GND_SIGNAL
    PX1
    4
    
    PLEMO2CI-PLEMO2-00B-GND=GND_SIA
    
    
    
    
    
    
Line Values: 
    S
    GND_SIGNAL
    PX1
    3
    
    PLEMO2CI-PLEMO2-00B-GND=GND_SIA
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_1_PC036AFMCLPCCONNECT_1
    PX1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i7@cnconnector.plemo2ci(chips)
    PLEMO2CI-PLEMO2-00B-GND=GND_SIA
    
    
    F70
    A
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C_1    PhysName: UNNAMED_1_PC036AFMCLPCCONNECT_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I7@CNCONNECTOR.PLEMO2CI(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I7@CNCONNECTOR.PLEMO2CI(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I7@CNCONNECTOR.PLEMO2CI(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C_1
Line Values: 
    S
    UNNAMED_1_PC036AFMCLPCCONNECTOR
    PX1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i7@cnconnector.plemo2ci(chips)
    PLEMO2CI-PLEMO2-00B-GND=GND_SIA
    
    
    F70
    B
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C    PhysName: UNNAMED_1_PC036AFMCLPCCONNECTOR
Creating Pin Inst: B
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I7@CNCONNECTOR.PLEMO2CI(CHIPS) B    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__1
    IC1_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    A1
    
    
Using PhysPart: GL2L5LS050D-C
Creating feedback package: IC1_1
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1    PhysName: UNNAMED_1_DELAYLINEGL2L_I140__1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)
Creating Pin Inst: A1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_1
    IC1_1
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    A2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2    PhysName: UNNAMED_1_DELAYLINEGL2L_I14_1_1
Creating Pin Inst: A2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_1
    IC1_1
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    B1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1    PhysName: UNNAMED_1_MAX9601_I1_IN_1_1
Creating Pin Inst: B1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_1
    IC1_1
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    B2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2    PhysName: UNNAMED_1_DELAYLINEGL2L_I14_2_1
Creating Pin Inst: B2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(0)
    
    
Creating Pin Inst: SH<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(10)
    
    
Creating Pin Inst: SH<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(11)
    
    
Creating Pin Inst: SH<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(1)
    
    
Creating Pin Inst: SH<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(2)
    
    
Creating Pin Inst: SH<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(3)
    
    
Creating Pin Inst: SH<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(4)
    
    
Creating Pin Inst: SH<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(5)
    
    
Creating Pin Inst: SH<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(6)
    
    
Creating Pin Inst: SH<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(7)
    
    
Creating Pin Inst: SH<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(8)
    
    
Creating Pin Inst: SH<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_1
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F98
    SH(9)
    
    
Creating Pin Inst: SH<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__2
    IC1_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    A1
    
    
Creating feedback package: IC1_2
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1    PhysName: UNNAMED_1_DELAYLINEGL2L_I140__2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)
Creating Pin Inst: A1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_2
    IC1_2
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    A2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2    PhysName: UNNAMED_1_DELAYLINEGL2L_I14_1_2
Creating Pin Inst: A2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_2
    IC1_2
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    B1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1    PhysName: UNNAMED_1_MAX9601_I1_IN_1_2
Creating Pin Inst: B1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_2
    IC1_2
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    B2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2    PhysName: UNNAMED_1_DELAYLINEGL2L_I14_2_2
Creating Pin Inst: B2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(0)
    
    
Creating Pin Inst: SH<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(10)
    
    
Creating Pin Inst: SH<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(11)
    
    
Creating Pin Inst: SH<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(1)
    
    
Creating Pin Inst: SH<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(2)
    
    
Creating Pin Inst: SH<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(3)
    
    
Creating Pin Inst: SH<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(4)
    
    
Creating Pin Inst: SH<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(5)
    
    
Creating Pin Inst: SH<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(6)
    
    
Creating Pin Inst: SH<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(7)
    
    
Creating Pin Inst: SH<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(8)
    
    
Creating Pin Inst: SH<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_2
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F97
    SH(9)
    
    
Creating Pin Inst: SH<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__3
    IC1_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    A1
    
    
Creating feedback package: IC1_3
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1    PhysName: UNNAMED_1_DELAYLINEGL2L_I140__3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)
Creating Pin Inst: A1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_3
    IC1_3
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    A2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2    PhysName: UNNAMED_1_DELAYLINEGL2L_I14_1_3
Creating Pin Inst: A2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_3
    IC1_3
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    B1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1    PhysName: UNNAMED_1_MAX9601_I1_IN_1_3
Creating Pin Inst: B1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_3
    IC1_3
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    B2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2    PhysName: UNNAMED_1_DELAYLINEGL2L_I14_2_3
Creating Pin Inst: B2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(0)
    
    
Creating Pin Inst: SH<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(10)
    
    
Creating Pin Inst: SH<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(11)
    
    
Creating Pin Inst: SH<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(1)
    
    
Creating Pin Inst: SH<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(2)
    
    
Creating Pin Inst: SH<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(3)
    
    
Creating Pin Inst: SH<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(4)
    
    
Creating Pin Inst: SH<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(5)
    
    
Creating Pin Inst: SH<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(6)
    
    
Creating Pin Inst: SH<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(7)
    
    
Creating Pin Inst: SH<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(8)
    
    
Creating Pin Inst: SH<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_3
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F96
    SH(9)
    
    
Creating Pin Inst: SH<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__4
    IC1_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    A1
    
    
Creating feedback package: IC1_4
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1    PhysName: UNNAMED_1_DELAYLINEGL2L_I140__4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)
Creating Pin Inst: A1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_4
    IC1_4
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    A2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2    PhysName: UNNAMED_1_DELAYLINEGL2L_I14_1_4
Creating Pin Inst: A2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_4
    IC1_4
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    B1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1    PhysName: UNNAMED_1_MAX9601_I1_IN_1_4
Creating Pin Inst: B1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_4
    IC1_4
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    B2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2    PhysName: UNNAMED_1_DELAYLINEGL2L_I14_2_4
Creating Pin Inst: B2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(0)
    
    
Creating Pin Inst: SH<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(10)
    
    
Creating Pin Inst: SH<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(11)
    
    
Creating Pin Inst: SH<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(1)
    
    
Creating Pin Inst: SH<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(2)
    
    
Creating Pin Inst: SH<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(3)
    
    
Creating Pin Inst: SH<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(4)
    
    
Creating Pin Inst: SH<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(5)
    
    
Creating Pin Inst: SH<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(6)
    
    
Creating Pin Inst: SH<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(7)
    
    
Creating Pin Inst: SH<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(8)
    
    
Creating Pin Inst: SH<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC1_4
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    
    
    F95
    SH(9)
    
    
Creating Pin Inst: SH<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER_CFD<3>
    IC3_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    A1
    
    
Using PhysPart: GL2L5LS100D-C
Creating feedback package: IC3_1
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(3)    PhysName: BEAM_TRIGGER_CFD<3>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)
Creating Pin Inst: A1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(3)
Line Values: 
    S
    BEAM_TRIGGER_CFD*<3>
    IC3_1
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    A2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(3)    PhysName: BEAM_TRIGGER_CFD*<3>
Creating Pin Inst: A2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(3)
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_1
    IC3_1
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    B1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1    PhysName: UNNAMED_1_MAX9601_I1_Q_1_1
Creating Pin Inst: B1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1
    IC3_1
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    B2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q    PhysName: UNNAMED_1_MAX9601_I1_Q_1
Creating Pin Inst: B2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(0)
    
    
Creating Pin Inst: SH<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(10)
    
    
Creating Pin Inst: SH<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(11)
    
    
Creating Pin Inst: SH<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(1)
    
    
Creating Pin Inst: SH<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(2)
    
    
Creating Pin Inst: SH<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(3)
    
    
Creating Pin Inst: SH<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(4)
    
    
Creating Pin Inst: SH<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(5)
    
    
Creating Pin Inst: SH<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(6)
    
    
Creating Pin Inst: SH<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(7)
    
    
Creating Pin Inst: SH<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(8)
    
    
Creating Pin Inst: SH<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_1
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F94
    SH(9)
    
    
Creating Pin Inst: SH<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER_CFD<2>
    IC3_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    A1
    
    
Creating feedback package: IC3_2
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(2)    PhysName: BEAM_TRIGGER_CFD<2>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)
Creating Pin Inst: A1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(2)
Line Values: 
    S
    BEAM_TRIGGER_CFD*<2>
    IC3_2
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    A2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(2)    PhysName: BEAM_TRIGGER_CFD*<2>
Creating Pin Inst: A2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(2)
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_2
    IC3_2
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    B1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1    PhysName: UNNAMED_1_MAX9601_I1_Q_1_2
Creating Pin Inst: B1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_2
    IC3_2
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    B2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q    PhysName: UNNAMED_1_MAX9601_I1_Q_2
Creating Pin Inst: B2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(0)
    
    
Creating Pin Inst: SH<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(10)
    
    
Creating Pin Inst: SH<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(11)
    
    
Creating Pin Inst: SH<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(1)
    
    
Creating Pin Inst: SH<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(2)
    
    
Creating Pin Inst: SH<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(3)
    
    
Creating Pin Inst: SH<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(4)
    
    
Creating Pin Inst: SH<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(5)
    
    
Creating Pin Inst: SH<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(6)
    
    
Creating Pin Inst: SH<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(7)
    
    
Creating Pin Inst: SH<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(8)
    
    
Creating Pin Inst: SH<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_2
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F93
    SH(9)
    
    
Creating Pin Inst: SH<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER_CFD<1>
    IC3_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    A1
    
    
Creating feedback package: IC3_3
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(1)    PhysName: BEAM_TRIGGER_CFD<1>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)
Creating Pin Inst: A1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(1)
Line Values: 
    S
    BEAM_TRIGGER_CFD*<1>
    IC3_3
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    A2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(1)    PhysName: BEAM_TRIGGER_CFD*<1>
Creating Pin Inst: A2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(1)
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_3
    IC3_3
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    B1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1    PhysName: UNNAMED_1_MAX9601_I1_Q_1_3
Creating Pin Inst: B1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_3
    IC3_3
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    B2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q    PhysName: UNNAMED_1_MAX9601_I1_Q_3
Creating Pin Inst: B2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(0)
    
    
Creating Pin Inst: SH<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(10)
    
    
Creating Pin Inst: SH<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(11)
    
    
Creating Pin Inst: SH<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(1)
    
    
Creating Pin Inst: SH<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(2)
    
    
Creating Pin Inst: SH<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(3)
    
    
Creating Pin Inst: SH<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(4)
    
    
Creating Pin Inst: SH<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(5)
    
    
Creating Pin Inst: SH<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(6)
    
    
Creating Pin Inst: SH<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(7)
    
    
Creating Pin Inst: SH<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(8)
    
    
Creating Pin Inst: SH<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_3
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F92
    SH(9)
    
    
Creating Pin Inst: SH<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER_CFD<0>
    IC3_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    A1
    
    
Creating feedback package: IC3_4
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(0)    PhysName: BEAM_TRIGGER_CFD<0>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS)
Creating Pin Inst: A1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(0)
Line Values: 
    S
    BEAM_TRIGGER_CFD*<0>
    IC3_4
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    A2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(0)    PhysName: BEAM_TRIGGER_CFD*<0>
Creating Pin Inst: A2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) A2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(0)
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_4
    IC3_4
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    B1
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1    PhysName: UNNAMED_1_MAX9601_I1_Q_1_4
Creating Pin Inst: B1
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B1    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_4
    IC3_4
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    B2
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q    PhysName: UNNAMED_1_MAX9601_I1_Q_4
Creating Pin Inst: B2
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) B2    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(0)
    
    
Creating Pin Inst: SH<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(10)
    
    
Creating Pin Inst: SH<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(11)
    
    
Creating Pin Inst: SH<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(1)
    
    
Creating Pin Inst: SH<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(2)
    
    
Creating Pin Inst: SH<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(3)
    
    
Creating Pin Inst: SH<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(4)
    
    
Creating Pin Inst: SH<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(5)
    
    
Creating Pin Inst: SH<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(6)
    
    
Creating Pin Inst: SH<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(7)
    
    
Creating Pin Inst: SH<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(8)
    
    
Creating Pin Inst: SH<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    IC3_4
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    
    
    F91
    SH(9)
    
    
Creating Pin Inst: SH<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS) SH<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    D1_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F90
    A
    
    
Using PhysPart: HBAT-540C
Creating feedback package: D1_1
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V    PhysName: M5V
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__1
    D1_1
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F90
    AC
    
    
Creating Pin Inst: AC
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) AC    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    P5V
    D1_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F90
    C
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V    PhysName: P5V
Creating Pin Inst: C
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) C    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    M5V
    D1_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F89
    A
    
    
Creating feedback package: D1_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__2
    D1_2
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F89
    AC
    
    
Creating Pin Inst: AC
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) AC    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    P5V
    D1_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F89
    C
    
    
Creating Pin Inst: C
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) C    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    M5V
    D1_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F88
    A
    
    
Creating feedback package: D1_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__3
    D1_3
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F88
    AC
    
    
Creating Pin Inst: AC
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) AC    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    P5V
    D1_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F88
    C
    
    
Creating Pin Inst: C
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) C    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    M5V
    D1_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F87
    A
    
    
Creating feedback package: D1_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__4
    D1_4
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F87
    AC
    
    
Creating Pin Inst: AC
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) AC    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    P5V
    D1_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    
    
    F87
    C
    
    
Creating Pin Inst: C
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS) C    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    R1_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F69
    A(0)
    
    
Using PhysPart: RSMD0402_1/16W-51,1%
Creating feedback package: R1_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_1
    R1_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F69
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
Line Values: 
    S
    GND_SIGNAL
    R4_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F65
    A(0)
    
    
Creating feedback package: R4_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_1
    R4_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F65
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
Line Values: 
    S
    GND_SIGNAL
    R1_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F68
    A(0)
    
    
Creating feedback package: R1_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_2
    R1_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F68
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
Line Values: 
    S
    GND_SIGNAL
    R4_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F64
    A(0)
    
    
Creating feedback package: R4_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_2
    R4_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F64
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
Line Values: 
    S
    GND_SIGNAL
    R1_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F67
    A(0)
    
    
Creating feedback package: R1_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_3
    R1_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F67
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
Line Values: 
    S
    GND_SIGNAL
    R4_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F63
    A(0)
    
    
Creating feedback package: R4_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_3
    R4_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F63
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
Line Values: 
    S
    GND_SIGNAL
    R1_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F66
    A(0)
    
    
Creating feedback package: R1_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_4
    R1_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F66
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
Line Values: 
    S
    GND_SIGNAL
    R4_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F62
    A(0)
    
    
Creating feedback package: R4_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_4
    R4_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    1
    
    F62
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I14_B
    R9
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i13@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F37
    A(0)
    
    
Using PhysPart: RSMD0603_1/10W-51,1%
Creating feedback package: R9
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I14_B    PhysName: UNNAMED_4_CAPCERSMDCL2_I14_B
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I13@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I13@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I13@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I14_B
Line Values: 
    S
    GND_SIGNAL
    R9
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i13@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F37
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I13@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I17_B
    R10
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i16@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F36
    A(0)
    
    
Creating feedback package: R10
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I17_B    PhysName: UNNAMED_4_CAPCERSMDCL2_I17_B
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I16@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I16@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I16@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I17_B
Line Values: 
    S
    GND_SIGNAL
    R10
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i16@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F36
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I16@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I9_B
    R11
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i10@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F35
    A(0)
    
    
Creating feedback package: R11
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I9_B    PhysName: UNNAMED_4_CAPCERSMDCL2_I9_B
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I10@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I10@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I10@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I9_B
Line Values: 
    S
    GND_SIGNAL
    R11
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i10@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F35
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I10@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I8_B
    R12
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i11@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F34
    A(0)
    
    
Creating feedback package: R12
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I8_B    PhysName: UNNAMED_4_CAPCERSMDCL2_I8_B
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I11@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I11@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I11@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I8_B
Line Values: 
    S
    GND_SIGNAL
    R12
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i11@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F34
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I11@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I19_B
    R13
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i18@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F33
    A(0)
    
    
Creating feedback package: R13
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I19_B    PhysName: UNNAMED_4_CAPCERSMDCL2_I19_B
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I18@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I18@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I18@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I19_B
Line Values: 
    S
    GND_SIGNAL
    R13
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i18@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F33
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I18@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I22_B
    R14
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i21@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F32
    A(0)
    
    
Creating feedback package: R14
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I22_B    PhysName: UNNAMED_4_CAPCERSMDCL2_I22_B
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I21@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I21@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I21@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I22_B
Line Values: 
    S
    GND_SIGNAL
    R14
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i21@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F32
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I21@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__1
    R3_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F41
    A(0)
    
    
Creating feedback package: R3_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1
    R3_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F41
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN    PhysName: UNNAMED_1_MAX9601_I1_IN_1
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__2
    R3_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F40
    A(0)
    
    
Creating feedback package: R3_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_2
    R3_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F40
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN    PhysName: UNNAMED_1_MAX9601_I1_IN_2
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__3
    R3_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F39
    A(0)
    
    
Creating feedback package: R3_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_3
    R3_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F39
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN    PhysName: UNNAMED_1_MAX9601_I1_IN_3
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__4
    R3_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F38
    A(0)
    
    
Creating feedback package: R3_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_4
    R3_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    1
    
    F38
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN    PhysName: UNNAMED_1_MAX9601_I1_IN_4
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    GND_SIGNAL
    R11_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F31
    A(0)
    
    
Using PhysPart: RSMD0603_1/10W-75,1%
Creating feedback package: R11_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER*<3>
    R11_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F31
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(3)    PhysName: BEAM_TRIGGER*<3>
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(3)
Line Values: 
    S
    GND_SIGNAL
    R13_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F23
    A(0)
    
    
Creating feedback package: R13_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER<3>
    R13_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F23
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(3)    PhysName: BEAM_TRIGGER<3>
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(3)
Line Values: 
    S
    GND_SIGNAL
    R12_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F27
    A(0)
    
    
Creating feedback package: R12_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1
    R12_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F27
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    GND_SIGNAL
    R14_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F19
    A(0)
    
    
Creating feedback package: R14_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_1
    R14_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F19
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    GND_SIGNAL
    R11_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F30
    A(0)
    
    
Creating feedback package: R11_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER*<2>
    R11_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F30
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(2)    PhysName: BEAM_TRIGGER*<2>
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(2)
Line Values: 
    S
    GND_SIGNAL
    R13_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F22
    A(0)
    
    
Creating feedback package: R13_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER<2>
    R13_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F22
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(2)    PhysName: BEAM_TRIGGER<2>
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(2)
Line Values: 
    S
    GND_SIGNAL
    R12_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F26
    A(0)
    
    
Creating feedback package: R12_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_2
    R12_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F26
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    GND_SIGNAL
    R14_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F18
    A(0)
    
    
Creating feedback package: R14_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_2
    R14_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F18
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    GND_SIGNAL
    R11_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F29
    A(0)
    
    
Creating feedback package: R11_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER*<1>
    R11_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F29
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(1)    PhysName: BEAM_TRIGGER*<1>
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(1)
Line Values: 
    S
    GND_SIGNAL
    R13_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F21
    A(0)
    
    
Creating feedback package: R13_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER<1>
    R13_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F21
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(1)    PhysName: BEAM_TRIGGER<1>
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(1)
Line Values: 
    S
    GND_SIGNAL
    R12_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F25
    A(0)
    
    
Creating feedback package: R12_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_3
    R12_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F25
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    GND_SIGNAL
    R14_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F17
    A(0)
    
    
Creating feedback package: R14_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_3
    R14_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F17
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    GND_SIGNAL
    R11_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F28
    A(0)
    
    
Creating feedback package: R11_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER*<0>
    R11_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F28
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(0)    PhysName: BEAM_TRIGGER*<0>
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(0)
Line Values: 
    S
    GND_SIGNAL
    R13_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F20
    A(0)
    
    
Creating feedback package: R13_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER<0>
    R13_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F20
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(0)    PhysName: BEAM_TRIGGER<0>
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(0)
Line Values: 
    S
    GND_SIGNAL
    R12_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F24
    A(0)
    
    
Creating feedback package: R12_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_4
    R12_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F24
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    GND_SIGNAL
    R14_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F16
    A(0)
    
    
Creating feedback package: R14_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_4
    R14_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    1
    
    F16
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    GND_SIGNAL
    R10_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F15
    A(0)
    
    
Using PhysPart: RSMD0603_1/10W-XX,1%
Creating feedback package: R10_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_1
    R10_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F15
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS    PhysName: UNNAMED_1_MAX9601_I1_HYS_1
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
Line Values: 
    S
    GND_SIGNAL
    R10_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F14
    A(0)
    
    
Creating feedback package: R10_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_2
    R10_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F14
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS    PhysName: UNNAMED_1_MAX9601_I1_HYS_2
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
Line Values: 
    S
    GND_SIGNAL
    R10_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F13
    A(0)
    
    
Creating feedback package: R10_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_3
    R10_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F13
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS    PhysName: UNNAMED_1_MAX9601_I1_HYS_3
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
Line Values: 
    S
    GND_SIGNAL
    R10_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F12
    A(0)
    
    
Creating feedback package: R10_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_4
    R10_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F12
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS    PhysName: UNNAMED_1_MAX9601_I1_HYS_4
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
Line Values: 
    S
    GND_SIGNAL
    R6_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F11
    A(0)
    
    
Using PhysPart: RSMD0805_125MW-100,1%
Creating feedback package: R6_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_1
    R6_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F11
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    GND_SIGNAL
    R8_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F7
    A(0)
    
    
Creating feedback package: R8_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_1
    R8_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F7
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    GND_SIGNAL
    R6_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F10
    A(0)
    
    
Creating feedback package: R6_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_2
    R6_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F10
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    GND_SIGNAL
    R8_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F6
    A(0)
    
    
Creating feedback package: R8_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_2
    R8_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F6
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    GND_SIGNAL
    R6_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F9
    A(0)
    
    
Creating feedback package: R6_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_3
    R6_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F9
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    GND_SIGNAL
    R8_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F5
    A(0)
    
    
Creating feedback package: R8_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_3
    R8_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F5
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    GND_SIGNAL
    R6_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F8
    A(0)
    
    
Creating feedback package: R6_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_4
    R6_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F8
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    GND_SIGNAL
    R8_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F4
    A(0)
    
    
Creating feedback package: R8_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_4
    R8_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    1
    
    F4
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    IN<3>
    R2_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    1
    
    F3
    A(0)
    
    
Using PhysPart: RSMD0805_125MW-12,1%
Creating feedback package: R2_1
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(3)    PhysName: IN<3>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(3)
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__1
    R2_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    1
    
    F3
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    IN<2>
    R2_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    1
    
    F2
    A(0)
    
    
Creating feedback package: R2_2
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(2)    PhysName: IN<2>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(2)
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__2
    R2_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    1
    
    F2
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    IN<1>
    R2_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    1
    
    F1
    A(0)
    
    
Creating feedback package: R2_3
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(1)    PhysName: IN<1>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(1)
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__3
    R2_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    1
    
    F1
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    IN<0>
    R2_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    1
    
    F0
    A(0)
    
    
Creating feedback package: R2_4
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(0)    PhysName: IN<0>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(0)
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__4
    R2_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    1
    
    F0
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    FMC_LA<6>
    J4
    C10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(10)
    
    
Using PhysPart: ASP-134606-01
Creating feedback package: J4
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(6)    PhysName: FMC_LA<6>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS)
Creating Pin Inst: C<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(6)
Line Values: 
    S
    FMC_LA*<6>
    J4
    C11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(11)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(6)    PhysName: FMC_LA*<6>
Creating Pin Inst: C<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(6)
Line Values: 
    S
    GND_SIGNAL
    J4
    C12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(12)
    
    
Creating Pin Inst: C<12>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<12>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(13)
    
    
Creating Pin Inst: C<13>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<13>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<10>
    J4
    C14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(14)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(10)    PhysName: FMC_LA<10>
Creating Pin Inst: C<14>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<14>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(10)
Line Values: 
    S
    FMC_LA*<10>
    J4
    C15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(15)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(10)    PhysName: FMC_LA*<10>
Creating Pin Inst: C<15>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<15>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(10)
Line Values: 
    S
    GND_SIGNAL
    J4
    C16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(16)
    
    
Creating Pin Inst: C<16>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<16>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(17)
    
    
Creating Pin Inst: C<17>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<17>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<14>
    J4
    C18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(18)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(14)    PhysName: FMC_LA<14>
Creating Pin Inst: C<18>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<18>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(14)
Line Values: 
    S
    FMC_LA*<14>
    J4
    C19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(19)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(14)    PhysName: FMC_LA*<14>
Creating Pin Inst: C<19>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<19>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(14)
Line Values: 
    S
    GND_SIGNAL
    J4
    C1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(1)
    
    
Creating Pin Inst: C<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C20
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(20)
    
    
Creating Pin Inst: C<20>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<20>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C21
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(21)
    
    
Creating Pin Inst: C<21>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<21>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<18>
    J4
    C22
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(22)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(18)    PhysName: FMC_LA<18>
Creating Pin Inst: C<22>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<22>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(18)
Line Values: 
    S
    FMC_LA*<18>
    J4
    C23
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(23)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(18)    PhysName: FMC_LA*<18>
Creating Pin Inst: C<23>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<23>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(18)
Line Values: 
    S
    GND_SIGNAL
    J4
    C24
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(24)
    
    
Creating Pin Inst: C<24>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<24>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C25
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(25)
    
    
Creating Pin Inst: C<25>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<25>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<27>
    J4
    C26
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(26)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(27)    PhysName: FMC_LA<27>
Creating Pin Inst: C<26>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<26>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(27)
Line Values: 
    S
    FMC_LA*<27>
    J4
    C27
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(27)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(27)    PhysName: FMC_LA*<27>
Creating Pin Inst: C<27>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<27>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(27)
Line Values: 
    S
    GND_SIGNAL
    J4
    C28
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(28)
    
    
Creating Pin Inst: C<28>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<28>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C29
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(29)
    
    
Creating Pin Inst: C<29>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<29>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    DP0_C2M
    J4
    C2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(2)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_C2M    PhysName: DP0_C2M
Creating Pin Inst: C<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_C2M
Line Values: 
    S
    SCL
    J4
    C30
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(30)
    
    
Creating Pin Inst: C<30>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<30>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SCL
Line Values: 
    S
    SDA
    J4
    C31
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(31)
    
    
Creating Pin Inst: C<31>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<31>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SDA
Line Values: 
    S
    GND_SIGNAL
    J4
    C32
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(32)
    
    
Creating Pin Inst: C<32>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<32>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C33
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(33)
    
    
Creating Pin Inst: C<33>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<33>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GA0
    J4
    C34
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(34)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GA0    PhysName: GA0
Creating Pin Inst: C<34>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<34>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GA0
Line Values: 
    S
    P12V
    J4
    C35
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(35)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):P12V    PhysName: P12V
Creating Pin Inst: C<35>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<35>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):P12V
Line Values: 
    S
    GND_SIGNAL
    J4
    C36
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(36)
    
    
Creating Pin Inst: C<36>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<36>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P12V
    J4
    C37
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(37)
    
    
Creating Pin Inst: C<37>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<37>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):P12V
Line Values: 
    S
    GND_SIGNAL
    J4
    C38
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(38)
    
    
Creating Pin Inst: C<38>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<38>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P3V3
    J4
    C39
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(39)
    
    
Creating Pin Inst: C<39>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<39>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    DP0_C2M*
    J4
    C3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(3)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_C2M*    PhysName: DP0_C2M*
Creating Pin Inst: C<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_C2M*
Line Values: 
    S
    GND_SIGNAL
    J4
    C40
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(40)
    
    
Creating Pin Inst: C<40>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<40>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(4)
    
    
Creating Pin Inst: C<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(5)
    
    
Creating Pin Inst: C<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    DP0_M2C
    J4
    C6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(6)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_M2C    PhysName: DP0_M2C
Creating Pin Inst: C<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_M2C
Line Values: 
    S
    DP0_M2C*
    J4
    C7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(7)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_M2C*    PhysName: DP0_M2C*
Creating Pin Inst: C<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_M2C*
Line Values: 
    S
    GND_SIGNAL
    J4
    C8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(8)
    
    
Creating Pin Inst: C<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    C9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    C(9)
    
    
Creating Pin Inst: C<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) C<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    D10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(10)
    
    
Creating Pin Inst: D<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<5>
    J4
    D11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(11)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(5)    PhysName: FMC_LA<5>
Creating Pin Inst: D<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(5)
Line Values: 
    S
    FMC_LA*<5>
    J4
    D12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(12)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(5)    PhysName: FMC_LA*<5>
Creating Pin Inst: D<12>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<12>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(5)
Line Values: 
    S
    GND_SIGNAL
    J4
    D13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(13)
    
    
Creating Pin Inst: D<13>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<13>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<9>
    J4
    D14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(14)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(9)    PhysName: FMC_LA<9>
Creating Pin Inst: D<14>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<14>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(9)
Line Values: 
    S
    FMC_LA*<9>
    J4
    D15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(15)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(9)    PhysName: FMC_LA*<9>
Creating Pin Inst: D<15>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<15>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(9)
Line Values: 
    S
    GND_SIGNAL
    J4
    D16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(16)
    
    
Creating Pin Inst: D<16>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<16>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<13>
    J4
    D17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(17)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(13)    PhysName: FMC_LA<13>
Creating Pin Inst: D<17>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<17>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(13)
Line Values: 
    S
    FMC_LA*<13>
    J4
    D18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(18)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(13)    PhysName: FMC_LA*<13>
Creating Pin Inst: D<18>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<18>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(13)
Line Values: 
    S
    GND_SIGNAL
    J4
    D19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(19)
    
    
Creating Pin Inst: D<19>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<19>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_PWR_GOOD_FLASH_RST_B
    J4
    D1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(1)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_PWR_GOOD_FLASH_RST_B    PhysName: FMC_PWR_GOOD_FLASH_RST_B
Creating Pin Inst: D<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_PWR_GOOD_FLASH_RST_B
Line Values: 
    S
    FMC_LA<17>
    J4
    D20
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(20)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(17)    PhysName: FMC_LA<17>
Creating Pin Inst: D<20>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<20>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(17)
Line Values: 
    S
    FMC_LA*<17>
    J4
    D21
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(21)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(17)    PhysName: FMC_LA*<17>
Creating Pin Inst: D<21>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<21>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(17)
Line Values: 
    S
    GND_SIGNAL
    J4
    D22
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(22)
    
    
Creating Pin Inst: D<22>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<22>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<23>
    J4
    D23
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(23)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(23)    PhysName: FMC_LA<23>
Creating Pin Inst: D<23>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<23>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(23)
Line Values: 
    S
    FMC_LA*<23>
    J4
    D24
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(24)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(23)    PhysName: FMC_LA*<23>
Creating Pin Inst: D<24>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<24>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(23)
Line Values: 
    S
    GND_SIGNAL
    J4
    D25
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(25)
    
    
Creating Pin Inst: D<25>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<25>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<26>
    J4
    D26
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(26)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(26)    PhysName: FMC_LA<26>
Creating Pin Inst: D<26>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<26>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(26)
Line Values: 
    S
    FMC_LA*<26>
    J4
    D27
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(27)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(26)    PhysName: FMC_LA*<26>
Creating Pin Inst: D<27>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<27>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(26)
Line Values: 
    S
    GND_SIGNAL
    J4
    D28
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(28)
    
    
Creating Pin Inst: D<28>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<28>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_TCK_BUF
    J4
    D29
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(29)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TCK_BUF    PhysName: FMC_TCK_BUF
Creating Pin Inst: D<29>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<29>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TCK_BUF
Line Values: 
    S
    GND_SIGNAL
    J4
    D2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(2)
    
    
Creating Pin Inst: D<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FPGA_TDO
    J4
    D30
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(30)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FPGA_TDO    PhysName: FPGA_TDO
Creating Pin Inst: D<30>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<30>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FPGA_TDO
Line Values: 
    S
    FMC_TDO
    J4
    D31
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(31)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TDO    PhysName: FMC_TDO
Creating Pin Inst: D<31>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<31>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TDO
Line Values: 
    S
    P3V3
    J4
    D32
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(32)
    
    
Creating Pin Inst: D<32>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<32>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    FMC_TMS_BUF
    J4
    D33
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(33)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TMS_BUF    PhysName: FMC_TMS_BUF
Creating Pin Inst: D<33>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<33>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TMS_BUF
Line Values: 
    S
    TRST_L
    J4
    D34
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(34)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):TRST_L    PhysName: TRST_L
Creating Pin Inst: D<34>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<34>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):TRST_L
Line Values: 
    S
    GA1
    J4
    D35
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(35)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GA1    PhysName: GA1
Creating Pin Inst: D<35>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<35>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GA1
Line Values: 
    S
    P3V3
    J4
    D36
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(36)
    
    
Creating Pin Inst: D<36>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<36>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    GND_SIGNAL
    J4
    D37
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(37)
    
    
Creating Pin Inst: D<37>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<37>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P3V3
    J4
    D38
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(38)
    
    
Creating Pin Inst: D<38>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<38>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    GND_SIGNAL
    J4
    D39
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(39)
    
    
Creating Pin Inst: D<39>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<39>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    D3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(3)
    
    
Creating Pin Inst: D<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P3V3
    J4
    D40
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(40)
    
    
Creating Pin Inst: D<40>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<40>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    GBTCLK0_M2C
    J4
    D4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(4)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GBTCLK0_M2C    PhysName: GBTCLK0_M2C
Creating Pin Inst: D<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GBTCLK0_M2C
Line Values: 
    S
    GBTCLK0_M2C*
    J4
    D5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(5)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GBTCLK0_M2C*    PhysName: GBTCLK0_M2C*
Creating Pin Inst: D<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GBTCLK0_M2C*
Line Values: 
    S
    GND_SIGNAL
    J4
    D6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(6)
    
    
Creating Pin Inst: D<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    D7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(7)
    
    
Creating Pin Inst: D<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<1>
    J4
    D8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(8)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(1)    PhysName: FMC_LA<1>
Creating Pin Inst: D<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(1)
Line Values: 
    S
    FMC_LA*<1>
    J4
    D9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F151
    D(9)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(1)    PhysName: FMC_LA*<1>
Creating Pin Inst: D<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS) D<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(1)
Line Values: 
    S
    FMC_LA*<3>
    J4
    G10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(10)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(3)    PhysName: FMC_LA*<3>
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS)
Creating Pin Inst: G<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(3)
Line Values: 
    S
    GND_SIGNAL
    J4
    G11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(11)
    
    
Creating Pin Inst: G<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<8>
    J4
    G12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(12)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(8)    PhysName: FMC_LA<8>
Creating Pin Inst: G<12>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<12>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(8)
Line Values: 
    S
    FMC_LA*<8>
    J4
    G13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(13)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(8)    PhysName: FMC_LA*<8>
Creating Pin Inst: G<13>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<13>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(8)
Line Values: 
    S
    GND_SIGNAL
    J4
    G14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(14)
    
    
Creating Pin Inst: G<14>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<14>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<12>
    J4
    G15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(15)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(12)    PhysName: FMC_LA<12>
Creating Pin Inst: G<15>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<15>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(12)
Line Values: 
    S
    FMC_LA*<12>
    J4
    G16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(16)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(12)    PhysName: FMC_LA*<12>
Creating Pin Inst: G<16>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<16>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(12)
Line Values: 
    S
    GND_SIGNAL
    J4
    G17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(17)
    
    
Creating Pin Inst: G<17>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<17>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<16>
    J4
    G18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(18)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(16)    PhysName: FMC_LA<16>
Creating Pin Inst: G<18>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<18>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(16)
Line Values: 
    S
    FMC_LA*<16>
    J4
    G19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(19)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(16)    PhysName: FMC_LA*<16>
Creating Pin Inst: G<19>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<19>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(16)
Line Values: 
    S
    GND_SIGNAL
    J4
    G1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(1)
    
    
Creating Pin Inst: G<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    G20
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(20)
    
    
Creating Pin Inst: G<20>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<20>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<20>
    J4
    G21
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(21)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(20)    PhysName: FMC_LA<20>
Creating Pin Inst: G<21>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<21>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(20)
Line Values: 
    S
    FMC_LA*<20>
    J4
    G22
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(22)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(20)    PhysName: FMC_LA*<20>
Creating Pin Inst: G<22>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<22>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(20)
Line Values: 
    S
    GND_SIGNAL
    J4
    G23
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(23)
    
    
Creating Pin Inst: G<23>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<23>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<22>
    J4
    G24
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(24)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(22)    PhysName: FMC_LA<22>
Creating Pin Inst: G<24>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<24>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(22)
Line Values: 
    S
    FMC_LA*<22>
    J4
    G25
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(25)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(22)    PhysName: FMC_LA*<22>
Creating Pin Inst: G<25>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<25>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(22)
Line Values: 
    S
    GND_SIGNAL
    J4
    G26
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(26)
    
    
Creating Pin Inst: G<26>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<26>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<25>
    J4
    G27
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(27)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(25)    PhysName: FMC_LA<25>
Creating Pin Inst: G<27>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<27>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(25)
Line Values: 
    S
    FMC_LA*<25>
    J4
    G28
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(28)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(25)    PhysName: FMC_LA*<25>
Creating Pin Inst: G<28>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<28>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(25)
Line Values: 
    S
    GND_SIGNAL
    J4
    G29
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(29)
    
    
Creating Pin Inst: G<29>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<29>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_CLK1_M2C
    J4
    G2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(2)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_CLK1_M2C    PhysName: FMC_CLK1_M2C
Creating Pin Inst: G<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_CLK1_M2C
Line Values: 
    S
    FMC_LA<29>
    J4
    G30
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(30)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(29)    PhysName: FMC_LA<29>
Creating Pin Inst: G<30>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<30>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(29)
Line Values: 
    S
    FMC_LA*<29>
    J4
    G31
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(31)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(29)    PhysName: FMC_LA*<29>
Creating Pin Inst: G<31>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<31>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(29)
Line Values: 
    S
    GND_SIGNAL
    J4
    G32
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(32)
    
    
Creating Pin Inst: G<32>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<32>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<31>
    J4
    G33
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(33)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(31)    PhysName: FMC_LA<31>
Creating Pin Inst: G<33>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<33>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(31)
Line Values: 
    S
    FMC_LA*<31>
    J4
    G34
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(34)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(31)    PhysName: FMC_LA*<31>
Creating Pin Inst: G<34>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<34>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(31)
Line Values: 
    S
    GND_SIGNAL
    J4
    G35
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(35)
    
    
Creating Pin Inst: G<35>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<35>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<33>
    J4
    G36
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(36)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(33)    PhysName: FMC_LA<33>
Creating Pin Inst: G<36>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<36>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(33)
Line Values: 
    S
    FMC_LA*<33>
    J4
    G37
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(37)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(33)    PhysName: FMC_LA*<33>
Creating Pin Inst: G<37>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<37>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(33)
Line Values: 
    S
    GND_SIGNAL
    J4
    G38
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(38)
    
    
Creating Pin Inst: G<38>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<38>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    J4
    G39
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(39)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5    PhysName: P2V5
Creating Pin Inst: G<39>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<39>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    FMC_CLK1_M2C*
    J4
    G3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(3)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_CLK1_M2C*    PhysName: FMC_CLK1_M2C*
Creating Pin Inst: G<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_CLK1_M2C*
Line Values: 
    S
    GND_SIGNAL
    J4
    G40
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(40)
    
    
Creating Pin Inst: G<40>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<40>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    G4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(4)
    
    
Creating Pin Inst: G<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    G5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(5)
    
    
Creating Pin Inst: G<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<0>
    J4
    G6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(6)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(0)    PhysName: FMC_LA<0>
Creating Pin Inst: G<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(0)
Line Values: 
    S
    FMC_LA*<0>
    J4
    G7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(7)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(0)    PhysName: FMC_LA*<0>
Creating Pin Inst: G<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(0)
Line Values: 
    S
    GND_SIGNAL
    J4
    G8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(8)
    
    
Creating Pin Inst: G<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<3>
    J4
    G9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    G(9)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(3)    PhysName: FMC_LA<3>
Creating Pin Inst: G<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) G<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(3)
Line Values: 
    S
    FMC_LA<4>
    J4
    H10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(10)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(4)    PhysName: FMC_LA<4>
Creating Pin Inst: H<10>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<10>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(4)
Line Values: 
    S
    FMC_LA*<4>
    J4
    H11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(11)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(4)    PhysName: FMC_LA*<4>
Creating Pin Inst: H<11>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<11>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(4)
Line Values: 
    S
    GND_SIGNAL
    J4
    H12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(12)
    
    
Creating Pin Inst: H<12>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<12>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<7>
    J4
    H13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(13)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(7)    PhysName: FMC_LA<7>
Creating Pin Inst: H<13>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<13>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(7)
Line Values: 
    S
    FMC_LA*<7>
    J4
    H14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(14)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(7)    PhysName: FMC_LA*<7>
Creating Pin Inst: H<14>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<14>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(7)
Line Values: 
    S
    GND_SIGNAL
    J4
    H15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(15)
    
    
Creating Pin Inst: H<15>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<15>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<11>
    J4
    H16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(16)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(11)    PhysName: FMC_LA<11>
Creating Pin Inst: H<16>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<16>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(11)
Line Values: 
    S
    FMC_LA*<11>
    J4
    H17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(17)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(11)    PhysName: FMC_LA*<11>
Creating Pin Inst: H<17>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<17>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(11)
Line Values: 
    S
    GND_SIGNAL
    J4
    H18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(18)
    
    
Creating Pin Inst: H<18>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<18>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<15>
    J4
    H19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(19)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(15)    PhysName: FMC_LA<15>
Creating Pin Inst: H<19>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<19>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(15)
Line Values: 
    S
    VREF_A_M2C
    J4
    H1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(1)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):VREF_A_M2C    PhysName: VREF_A_M2C
Creating Pin Inst: H<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):VREF_A_M2C
Line Values: 
    S
    FMC_LA*<15>
    J4
    H20
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(20)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(15)    PhysName: FMC_LA*<15>
Creating Pin Inst: H<20>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<20>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(15)
Line Values: 
    S
    GND_SIGNAL
    J4
    H21
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(21)
    
    
Creating Pin Inst: H<21>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<21>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<19>
    J4
    H22
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(22)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(19)    PhysName: FMC_LA<19>
Creating Pin Inst: H<22>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<22>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(19)
Line Values: 
    S
    FMC_LA*<19>
    J4
    H23
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(23)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(19)    PhysName: FMC_LA*<19>
Creating Pin Inst: H<23>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<23>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(19)
Line Values: 
    S
    GND_SIGNAL
    J4
    H24
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(24)
    
    
Creating Pin Inst: H<24>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<24>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<21>
    J4
    H25
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(25)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(21)    PhysName: FMC_LA<21>
Creating Pin Inst: H<25>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<25>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(21)
Line Values: 
    S
    FMC_LA*<21>
    J4
    H26
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(26)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(21)    PhysName: FMC_LA*<21>
Creating Pin Inst: H<26>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<26>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(21)
Line Values: 
    S
    GND_SIGNAL
    J4
    H27
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(27)
    
    
Creating Pin Inst: H<27>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<27>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<24>
    J4
    H28
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(28)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(24)    PhysName: FMC_LA<24>
Creating Pin Inst: H<28>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<28>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(24)
Line Values: 
    S
    FMC_LA*<24>
    J4
    H29
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(29)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(24)    PhysName: FMC_LA*<24>
Creating Pin Inst: H<29>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<29>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(24)
Line Values: 
    S
    FMC_PRSNT_M2C_L
    J4
    H2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(2)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_PRSNT_M2C_L    PhysName: FMC_PRSNT_M2C_L
Creating Pin Inst: H<2>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<2>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_PRSNT_M2C_L
Line Values: 
    S
    GND_SIGNAL
    J4
    H30
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(30)
    
    
Creating Pin Inst: H<30>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<30>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<28>
    J4
    H31
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(31)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(28)    PhysName: FMC_LA<28>
Creating Pin Inst: H<31>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<31>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(28)
Line Values: 
    S
    FMC_LA*<28>
    J4
    H32
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(32)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(28)    PhysName: FMC_LA*<28>
Creating Pin Inst: H<32>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<32>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(28)
Line Values: 
    S
    GND_SIGNAL
    J4
    H33
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(33)
    
    
Creating Pin Inst: H<33>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<33>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<30>
    J4
    H34
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(34)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(30)    PhysName: FMC_LA<30>
Creating Pin Inst: H<34>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<34>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(30)
Line Values: 
    S
    FMC_LA*<30>
    J4
    H35
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(35)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(30)    PhysName: FMC_LA*<30>
Creating Pin Inst: H<35>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<35>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(30)
Line Values: 
    S
    GND_SIGNAL
    J4
    H36
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(36)
    
    
Creating Pin Inst: H<36>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<36>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<32>
    J4
    H37
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(37)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(32)    PhysName: FMC_LA<32>
Creating Pin Inst: H<37>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<37>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(32)
Line Values: 
    S
    FMC_LA*<32>
    J4
    H38
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(38)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(32)    PhysName: FMC_LA*<32>
Creating Pin Inst: H<38>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<38>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(32)
Line Values: 
    S
    GND_SIGNAL
    J4
    H39
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(39)
    
    
Creating Pin Inst: H<39>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<39>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    J4
    H3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(3)
    
    
Creating Pin Inst: H<3>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<3>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    J4
    H40
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(40)
    
    
Creating Pin Inst: H<40>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<40>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    UNNAMED_1_PC036AFMCLPCCONNECT_1
    J4
    H4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(4)
    
    
Creating Pin Inst: H<4>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<4>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C_1
Line Values: 
    S
    UNNAMED_1_PC036AFMCLPCCONNECTOR
    J4
    H5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(5)
    
    
Creating Pin Inst: H<5>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<5>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C
Line Values: 
    S
    GND_SIGNAL
    J4
    H6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(6)
    
    
Creating Pin Inst: H<6>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<6>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    FMC_LA<2>
    J4
    H7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(7)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(2)    PhysName: FMC_LA<2>
Creating Pin Inst: H<7>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<7>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(2)
Line Values: 
    S
    FMC_LA*<2>
    J4
    H8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(8)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(2)    PhysName: FMC_LA*<2>
Creating Pin Inst: H<8>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<8>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(2)
Line Values: 
    S
    GND_SIGNAL
    J4
    H9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    
    
    F150
    H(9)
    
    
Creating Pin Inst: H<9>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS) H<9>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    C6_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F141
    A(0)
    
    
Using PhysPart: CAPCERSMDCL2_0603-1.0UF,6.3V
Creating feedback package: C6_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    C6_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F141
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C3_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F149
    A(0)
    
    
Creating feedback package: C3_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C3_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F149
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C6_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F140
    A(0)
    
    
Creating feedback package: C6_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    C6_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F140
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C3_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F148
    A(0)
    
    
Creating feedback package: C3_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C3_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F148
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C6_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F139
    A(0)
    
    
Creating feedback package: C6_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    C6_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F139
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C3_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F147
    A(0)
    
    
Creating feedback package: C3_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C3_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F147
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C6_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F138
    A(0)
    
    
Creating feedback package: C6_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    C6_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F138
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C3_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F146
    A(0)
    
    
Creating feedback package: C3_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C3_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F146
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C4_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F145
    A(0)
    
    
Creating feedback package: C4_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C4_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F145
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C4_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F144
    A(0)
    
    
Creating feedback package: C4_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C4_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F144
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C4_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F143
    A(0)
    
    
Creating feedback package: C4_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C4_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F143
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C4_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F142
    A(0)
    
    
Creating feedback package: C4_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C4_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    1
    
    F142
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_HDMI2
    C7
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i17@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F126
    A(0)
    
    
Using PhysPart: CAPCERSMDCL2_0603-100NF,16V
Creating feedback package: C7
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI2    PhysName: GND_HDMI2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I17@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I17@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I17@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI2
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I17_B
    C7
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i17@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F126
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I17@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I17_B
Line Values: 
    S
    GND_HDMI1
    C8
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i9@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F121
    A(0)
    
    
Creating feedback package: C8
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI1    PhysName: GND_HDMI1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I9@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I9@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I9@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI1
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I9_B
    C8
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i9@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F121
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I9@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I9_B
Line Values: 
    S
    GND_HDMI1
    C9
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i8@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F116
    A(0)
    
    
Creating feedback package: C9
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I8@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I8@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I8@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI1
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I8_B
    C9
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i8@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F116
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I8@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I8_B
Line Values: 
    S
    FRAME
    C10
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i19@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F111
    A(0)
    
    
Creating feedback package: C10
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):FRAME    PhysName: FRAME
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I19@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I19@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I19@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):FRAME
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I19_B
    C10
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i19@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F111
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I19@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I19_B
Line Values: 
    S
    FRAME
    C11
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i22@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F106
    A(0)
    
    
Creating feedback package: C11
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I22@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I22@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I22@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):FRAME
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I22_B
    C11
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i22@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F106
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I22@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I22_B
Line Values: 
    S
    GND_SIGNAL
    C5_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F130
    A(0)
    
    
Creating feedback package: C5_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C5_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F130
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C5_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F129
    A(0)
    
    
Creating feedback package: C5_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C5_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F129
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C5_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F128
    A(0)
    
    
Creating feedback package: C5_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C5_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F128
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C5_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F127
    A(0)
    
    
Creating feedback package: C5_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C5_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F127
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C8_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F120
    A(0)
    
    
Creating feedback package: C8_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C8_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F120
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C8_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F119
    A(0)
    
    
Creating feedback package: C8_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C8_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F119
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C8_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F118
    A(0)
    
    
Creating feedback package: C8_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C8_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F118
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    C8_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F117
    A(0)
    
    
Creating feedback package: C8_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P2V5
    C8_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F117
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    M5V
    C1_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F136
    A(0)
    
    
Creating feedback package: C1_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    P5V
    C1_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F136
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C7_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F125
    A(0)
    
    
Creating feedback package: C7_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C7_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F125
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    M5V
    C1_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F135
    A(0)
    
    
Creating feedback package: C1_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    P5V
    C1_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F135
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C7_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F124
    A(0)
    
    
Creating feedback package: C7_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C7_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F124
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    M5V
    C1_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F134
    A(0)
    
    
Creating feedback package: C1_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    P5V
    C1_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F134
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C7_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F123
    A(0)
    
    
Creating feedback package: C7_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C7_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F123
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    M5V
    C1_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F133
    A(0)
    
    
Creating feedback package: C1_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    P5V
    C1_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F133
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C7_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F122
    A(0)
    
    
Creating feedback package: C7_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C7_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F122
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C9_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F115
    A(0)
    
    
Creating feedback package: C9_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    C9_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F115
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C10_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F110
    A(0)
    
    
Creating feedback package: C10_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C10_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F110
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C9_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F114
    A(0)
    
    
Creating feedback package: C9_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    C9_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F114
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C10_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F109
    A(0)
    
    
Creating feedback package: C10_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C10_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F109
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C9_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F113
    A(0)
    
    
Creating feedback package: C9_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    C9_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F113
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C10_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F108
    A(0)
    
    
Creating feedback package: C10_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C10_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F108
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_SIGNAL
    C9_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F112
    A(0)
    
    
Creating feedback package: C9_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    M5V
    C9_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F112
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C10_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F107
    A(0)
    
    
Creating feedback package: C10_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C10_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F107
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    GND_HDMI2
    C1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i14@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F137
    A(0)
    
    
Creating feedback package: C1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I14@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I14@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I14@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI2
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I14_B
    C1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i14@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F137
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I14@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I14_B
Line Values: 
    S
    GND_SIGNAL
    C4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i66@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F132
    A(0)
    
    
Creating feedback package: C4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I66@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I66@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I66@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    VREF
    C4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i66@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F132
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I66@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
Line Values: 
    S
    GND_SIGNAL
    C5
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i53@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F131
    A(0)
    
    
Creating feedback package: C5
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I53@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I53@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I53@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P3V3
    C5
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i53@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    1
    
    F131
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I53@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    GND_SIGNAL
    C2_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    1
    
    F105
    A(0)
    
    
Using PhysPart: CAPCERSMDCL2_0603-10NF,50V
Creating feedback package: C2_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_1
    C2_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    1
    
    F105
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B    PhysName: UNNAMED_1_CAPCERSMDCL2_I78_B_1
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    GND_SIGNAL
    C2_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    1
    
    F104
    A(0)
    
    
Creating feedback package: C2_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_2
    C2_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    1
    
    F104
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B    PhysName: UNNAMED_1_CAPCERSMDCL2_I78_B_2
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    GND_SIGNAL
    C2_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    1
    
    F103
    A(0)
    
    
Creating feedback package: C2_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_3
    C2_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    1
    
    F103
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B    PhysName: UNNAMED_1_CAPCERSMDCL2_I78_B_3
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    GND_SIGNAL
    C2_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    1
    
    F102
    A(0)
    
    
Creating feedback package: C2_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_4
    C2_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    1
    
    F102
    B(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B    PhysName: UNNAMED_1_CAPCERSMDCL2_I78_B_4
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    GND_SIGNAL
    C2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i51@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F101
    A(0)
    
    
Using PhysPart: CAPCERSMDCL2_0603-1UF,16V
Creating feedback package: C2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I51@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I51@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I51@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P5V
    C2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i51@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F101
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I51@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    M5V
    C3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i52@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F100
    A(0)
    
    
Creating feedback package: C3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I52@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I52@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I52@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    GND_SIGNAL
    C3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i52@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F100
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I52@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    GND_SIGNAL
    C6
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i50@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F99
    A(0)
    
    
Creating feedback package: C6
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I50@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I50@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I50@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    P3V3
    C6
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i50@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F99
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I50@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_1
    IC2_1
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    HYS(0)
    
    
Using PhysPart: MAX9601_TSSOP
Creating feedback package: IC2_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS)
Creating Pin Inst: HYS<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) HYS<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1
    IC2_1
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    \in+\(0)
    
    
Creating Pin Inst: IN+<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) IN+<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_1
    IC2_1
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    \in-\(0)
    
    
Creating Pin Inst: IN-<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) IN-<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    P2V5
    IC2_1
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    \le*\(0)
    
    
Creating Pin Inst: LE*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) LE*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    IC2_1
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    LE(0)
    
    
Creating Pin Inst: LE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) LE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1
    IC2_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    \q*\(0)
    
    
Creating Pin Inst: Q*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) Q*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_1
    IC2_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    Q(0)
    
    
Creating Pin Inst: Q<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) Q<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    P5V
    IC2_1
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    VCC(0)
    
    
Creating Pin Inst: VCC<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCC<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_1
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    VCC(0)
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS)
Creating Pin Inst: VCC<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCC<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_1
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    VCC(1)
    
    
Creating Pin Inst: VCC<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCC<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_1
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    VCC(1)
    
    
Creating Pin Inst: VCC<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCC<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P2V5
    IC2_1
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    \vcco_\(0)
    
    
Creating Pin Inst: VCCO_<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCCO_<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_1
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    \vcco_\(0)
    
    
Creating Pin Inst: VCCO_<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCCO_<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_1
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    \vcco_\(1)
    
    
Creating Pin Inst: VCCO_<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCCO_<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_1
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    \vcco_\(1)
    
    
Creating Pin Inst: VCCO_<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCCO_<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    M5V
    IC2_1
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    VEE(0)
    
    
Creating Pin Inst: VEE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VEE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_1
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    VEE(0)
    
    
Creating Pin Inst: VEE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VEE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_1
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F86
    VEE(1)
    
    
Creating Pin Inst: VEE<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VEE<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_1
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    VEE(1)
    
    
Creating Pin Inst: VEE<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VEE<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_1
    IC2_1
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    HYS(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS    PhysName: UNNAMED_1_MAX9601_I71_HYS_1
Creating Pin Inst: HYS<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) HYS<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_1
    IC2_1
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    \in+\(0)
    
    
Creating Pin Inst: IN+<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) IN+<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__1
    IC2_1
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    \in-\(0)
    
    
Creating Pin Inst: IN-<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) IN-<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    P2V5
    IC2_1
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    \le*\(0)
    
    
Creating Pin Inst: LE*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) LE*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    IC2_1
    17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    LE(0)
    
    
Creating Pin Inst: LE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) LE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER*<3>
    IC2_1
    19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    \q*\(0)
    
    
Creating Pin Inst: Q*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) Q*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(3)
Line Values: 
    S
    BEAM_TRIGGER<3>
    IC2_1
    20
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F85
    Q(0)
    
    
Creating Pin Inst: Q<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) Q<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(3)
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_2
    IC2_2
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    HYS(0)
    
    
Creating feedback package: IC2_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS)
Creating Pin Inst: HYS<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) HYS<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_2
    IC2_2
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    \in+\(0)
    
    
Creating Pin Inst: IN+<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) IN+<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_2
    IC2_2
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    \in-\(0)
    
    
Creating Pin Inst: IN-<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) IN-<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    P2V5
    IC2_2
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    \le*\(0)
    
    
Creating Pin Inst: LE*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) LE*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    IC2_2
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    LE(0)
    
    
Creating Pin Inst: LE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) LE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_2
    IC2_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    \q*\(0)
    
    
Creating Pin Inst: Q*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) Q*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_2
    IC2_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    Q(0)
    
    
Creating Pin Inst: Q<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) Q<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    P5V
    IC2_2
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    VCC(0)
    
    
Creating Pin Inst: VCC<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCC<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_2
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    VCC(0)
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS)
Creating Pin Inst: VCC<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCC<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_2
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    VCC(1)
    
    
Creating Pin Inst: VCC<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCC<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_2
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    VCC(1)
    
    
Creating Pin Inst: VCC<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCC<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P2V5
    IC2_2
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    \vcco_\(0)
    
    
Creating Pin Inst: VCCO_<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCCO_<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_2
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    \vcco_\(0)
    
    
Creating Pin Inst: VCCO_<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCCO_<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_2
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    \vcco_\(1)
    
    
Creating Pin Inst: VCCO_<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCCO_<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_2
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    \vcco_\(1)
    
    
Creating Pin Inst: VCCO_<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCCO_<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    M5V
    IC2_2
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    VEE(0)
    
    
Creating Pin Inst: VEE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VEE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_2
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    VEE(0)
    
    
Creating Pin Inst: VEE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VEE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_2
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F84
    VEE(1)
    
    
Creating Pin Inst: VEE<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VEE<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_2
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    VEE(1)
    
    
Creating Pin Inst: VEE<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VEE<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_2
    IC2_2
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    HYS(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS    PhysName: UNNAMED_1_MAX9601_I71_HYS_2
Creating Pin Inst: HYS<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) HYS<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_2
    IC2_2
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    \in+\(0)
    
    
Creating Pin Inst: IN+<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) IN+<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__2
    IC2_2
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    \in-\(0)
    
    
Creating Pin Inst: IN-<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) IN-<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    P2V5
    IC2_2
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    \le*\(0)
    
    
Creating Pin Inst: LE*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) LE*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    IC2_2
    17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    LE(0)
    
    
Creating Pin Inst: LE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) LE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER*<2>
    IC2_2
    19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    \q*\(0)
    
    
Creating Pin Inst: Q*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) Q*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(2)
Line Values: 
    S
    BEAM_TRIGGER<2>
    IC2_2
    20
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F83
    Q(0)
    
    
Creating Pin Inst: Q<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) Q<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(2)
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_3
    IC2_3
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    HYS(0)
    
    
Creating feedback package: IC2_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS)
Creating Pin Inst: HYS<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) HYS<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_3
    IC2_3
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    \in+\(0)
    
    
Creating Pin Inst: IN+<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) IN+<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_3
    IC2_3
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    \in-\(0)
    
    
Creating Pin Inst: IN-<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) IN-<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    P2V5
    IC2_3
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    \le*\(0)
    
    
Creating Pin Inst: LE*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) LE*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    IC2_3
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    LE(0)
    
    
Creating Pin Inst: LE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) LE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_3
    IC2_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    \q*\(0)
    
    
Creating Pin Inst: Q*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) Q*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_3
    IC2_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    Q(0)
    
    
Creating Pin Inst: Q<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) Q<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    P5V
    IC2_3
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    VCC(0)
    
    
Creating Pin Inst: VCC<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCC<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_3
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    VCC(0)
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS)
Creating Pin Inst: VCC<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCC<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_3
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    VCC(1)
    
    
Creating Pin Inst: VCC<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCC<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_3
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    VCC(1)
    
    
Creating Pin Inst: VCC<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCC<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P2V5
    IC2_3
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    \vcco_\(0)
    
    
Creating Pin Inst: VCCO_<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCCO_<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_3
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    \vcco_\(0)
    
    
Creating Pin Inst: VCCO_<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCCO_<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_3
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    \vcco_\(1)
    
    
Creating Pin Inst: VCCO_<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCCO_<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_3
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    \vcco_\(1)
    
    
Creating Pin Inst: VCCO_<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCCO_<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    M5V
    IC2_3
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    VEE(0)
    
    
Creating Pin Inst: VEE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VEE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_3
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    VEE(0)
    
    
Creating Pin Inst: VEE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VEE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_3
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F82
    VEE(1)
    
    
Creating Pin Inst: VEE<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VEE<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_3
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    VEE(1)
    
    
Creating Pin Inst: VEE<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VEE<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_3
    IC2_3
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    HYS(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS    PhysName: UNNAMED_1_MAX9601_I71_HYS_3
Creating Pin Inst: HYS<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) HYS<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_3
    IC2_3
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    \in+\(0)
    
    
Creating Pin Inst: IN+<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) IN+<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__3
    IC2_3
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    \in-\(0)
    
    
Creating Pin Inst: IN-<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) IN-<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    P2V5
    IC2_3
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    \le*\(0)
    
    
Creating Pin Inst: LE*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) LE*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    IC2_3
    17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    LE(0)
    
    
Creating Pin Inst: LE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) LE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER*<1>
    IC2_3
    19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    \q*\(0)
    
    
Creating Pin Inst: Q*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) Q*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(1)
Line Values: 
    S
    BEAM_TRIGGER<1>
    IC2_3
    20
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F81
    Q(0)
    
    
Creating Pin Inst: Q<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) Q<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(1)
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_4
    IC2_4
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    HYS(0)
    
    
Creating feedback package: IC2_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS)
Creating Pin Inst: HYS<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) HYS<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_4
    IC2_4
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    \in+\(0)
    
    
Creating Pin Inst: IN+<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) IN+<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_4
    IC2_4
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    \in-\(0)
    
    
Creating Pin Inst: IN-<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) IN-<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
Line Values: 
    S
    P2V5
    IC2_4
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    \le*\(0)
    
    
Creating Pin Inst: LE*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) LE*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    IC2_4
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    LE(0)
    
    
Creating Pin Inst: LE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) LE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_4
    IC2_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    \q*\(0)
    
    
Creating Pin Inst: Q*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) Q*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_4
    IC2_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    Q(0)
    
    
Creating Pin Inst: Q<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) Q<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
Line Values: 
    S
    P5V
    IC2_4
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    VCC(0)
    
    
Creating Pin Inst: VCC<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCC<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_4
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    VCC(0)
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS)
Creating Pin Inst: VCC<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCC<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_4
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    VCC(1)
    
    
Creating Pin Inst: VCC<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCC<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2_4
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    VCC(1)
    
    
Creating Pin Inst: VCC<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCC<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P2V5
    IC2_4
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    \vcco_\(0)
    
    
Creating Pin Inst: VCCO_<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCCO_<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_4
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    \vcco_\(0)
    
    
Creating Pin Inst: VCCO_<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCCO_<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_4
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    \vcco_\(1)
    
    
Creating Pin Inst: VCCO_<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VCCO_<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    P2V5
    IC2_4
    18
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    \vcco_\(1)
    
    
Creating Pin Inst: VCCO_<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VCCO_<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    M5V
    IC2_4
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    VEE(0)
    
    
Creating Pin Inst: VEE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VEE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_4
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    VEE(0)
    
    
Creating Pin Inst: VEE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VEE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_4
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F80
    VEE(1)
    
    
Creating Pin Inst: VEE<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS) VEE<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2_4
    15
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    VEE(1)
    
    
Creating Pin Inst: VEE<1>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) VEE<1>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_4
    IC2_4
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    HYS(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS    PhysName: UNNAMED_1_MAX9601_I71_HYS_4
Creating Pin Inst: HYS<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) HYS<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_4
    IC2_4
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    \in+\(0)
    
    
Creating Pin Inst: IN+<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) IN+<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__4
    IC2_4
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    \in-\(0)
    
    
Creating Pin Inst: IN-<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) IN-<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
Line Values: 
    S
    P2V5
    IC2_4
    16
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    \le*\(0)
    
    
Creating Pin Inst: LE*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) LE*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
Line Values: 
    S
    GND_SIGNAL
    IC2_4
    17
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    LE(0)
    
    
Creating Pin Inst: LE<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) LE<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    BEAM_TRIGGER*<0>
    IC2_4
    19
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    \q*\(0)
    
    
Creating Pin Inst: Q*<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) Q*<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(0)
Line Values: 
    S
    BEAM_TRIGGER<0>
    IC2_4
    20
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    1
    
    F79
    Q(0)
    
    
Creating Pin Inst: Q<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS) Q<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(0)
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN
    IC2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F78
    MIN(0)
    
    
Using PhysPart: OPA4277UA
Creating feedback package: IC2
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN    PhysName: UNNAMED_1_OPA4277_I22_MIN
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
Creating Pin Inst: MIN<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) MIN<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VTHRESH<0>
    IC2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F78
    \out\(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)    PhysName: VTHRESH<0>
Creating Pin Inst: OUT<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) OUT<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTA
    IC2
    3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F78
    PIN(0)
    
    
Creating Pin Inst: PIN<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) PIN<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTA
Line Values: 
    S
    P5V
    IC2
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F78
    \v+\
    
    
Creating Pin Inst: V+
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) V+    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F77
    \v+\
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
Creating Pin Inst: V+
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) V+    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F76
    \v+\
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
Creating Pin Inst: V+
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) V+    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    P5V
    IC2
    4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F75
    \v+\
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
Creating Pin Inst: V+
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) V+    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
Line Values: 
    S
    M5V
    IC2
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F78
    \v-\
    
    
Creating Pin Inst: V-
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) V-    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F77
    \v-\
    
    
Creating Pin Inst: V-
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) V-    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F76
    \v-\
    
    
Creating Pin Inst: V-
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) V-    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    M5V
    IC2
    11
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F75
    \v-\
    
    
Creating Pin Inst: V-
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) V-    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_2
    IC2
    6
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F76
    MIN(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN    PhysName: UNNAMED_1_OPA4277_I22_MIN_2
Creating Pin Inst: MIN<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) MIN<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VTHRESH<2>
    IC2
    7
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F76
    \out\(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)    PhysName: VTHRESH<2>
Creating Pin Inst: OUT<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) OUT<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTC
    IC2
    5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F76
    PIN(0)
    
    
Creating Pin Inst: PIN<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) PIN<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTC
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_1
    IC2
    9
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F77
    MIN(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN    PhysName: UNNAMED_1_OPA4277_I22_MIN_1
Creating Pin Inst: MIN<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) MIN<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VTHRESH<3>
    IC2
    8
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F77
    \out\(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)    PhysName: VTHRESH<3>
Creating Pin Inst: OUT<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) OUT<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTD
    IC2
    10
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F77
    PIN(0)
    
    
Creating Pin Inst: PIN<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) PIN<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTD
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_3
    IC2
    13
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F75
    MIN(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN    PhysName: UNNAMED_1_OPA4277_I22_MIN_3
Creating Pin Inst: MIN<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) MIN<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VTHRESH<1>
    IC2
    14
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F75
    \out\(0)
    
    
Creating Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)    PhysName: VTHRESH<1>
Creating Pin Inst: OUT<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) OUT<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTB
    IC2
    12
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    1
    
    F75
    PIN(0)
    
    
Creating Pin Inst: PIN<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS) PIN<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTB
Line Values: 
    S
    GND
    PX2
    5
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Using PhysPart: PCOAX-PLEMO00C
Creating feedback package: PX2
Line Values: 
    S
    GND
    PX2
    4
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    GND
    PX2
    3
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    GND
    PX2
    2
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    IN<3>
    PX2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i31@cnconnector.pcoax(chips)
    PCOAX-PLEMO00C
    
    
    F74
    A
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I31@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I31@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I31@CNCONNECTOR.PCOAX(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(3)
Line Values: 
    S
    GND
    PX3
    5
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Creating feedback package: PX3
Line Values: 
    S
    GND
    PX3
    4
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    GND
    PX3
    3
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    GND
    PX3
    2
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    IN<2>
    PX3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i32@cnconnector.pcoax(chips)
    PCOAX-PLEMO00C
    
    
    F73
    A
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I32@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I32@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I32@CNCONNECTOR.PCOAX(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(2)
Line Values: 
    S
    GND
    PX4
    5
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Creating feedback package: PX4
Line Values: 
    S
    GND
    PX4
    4
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    GND
    PX4
    3
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    GND
    PX4
    2
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    IN<1>
    PX4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i33@cnconnector.pcoax(chips)
    PCOAX-PLEMO00C
    
    
    F72
    A
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I33@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I33@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I33@CNCONNECTOR.PCOAX(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(1)
Line Values: 
    S
    GND
    PX5
    5
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Creating feedback package: PX5
Line Values: 
    S
    GND
    PX5
    4
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    GND
    PX5
    3
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    GND
    PX5
    2
    
    PCOAX-PLEMO00C
    
    
    
    
    
    
Line Values: 
    S
    IN<0>
    PX5
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i34@cnconnector.pcoax(chips)
    PCOAX-PLEMO00C
    
    
    F71
    A
    
    
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I34@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I34@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I34@CNCONNECTOR.PCOAX(CHIPS) A    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(0)
Line Values: 
    S
    VTHRESH<3>
    R5_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F61
    A(0)
    
    
Using PhysPart: RSMD0603_1/10W-100,1%
Creating feedback package: R5_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_1
    R5_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F61
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    GND_SIGNAL
    R7_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F57
    A(0)
    
    
Creating feedback package: R7_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1
    R7_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F57
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    VTHRESH<2>
    R5_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F60
    A(0)
    
    
Creating feedback package: R5_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_2
    R5_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F60
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    GND_SIGNAL
    R7_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F56
    A(0)
    
    
Creating feedback package: R7_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_2
    R7_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F56
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    VTHRESH<1>
    R5_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F59
    A(0)
    
    
Creating feedback package: R5_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_3
    R5_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F59
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    GND_SIGNAL
    R7_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F55
    A(0)
    
    
Creating feedback package: R7_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_3
    R7_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F55
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    VTHRESH<0>
    R5_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F58
    A(0)
    
    
Creating feedback package: R5_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_4
    R5_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F58
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
Line Values: 
    S
    GND_SIGNAL
    R7_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F54
    A(0)
    
    
Creating feedback package: R7_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_4
    R7_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    1
    
    F54
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_2
    R6
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F48
    A(0)
    
    
Using PhysPart: RSMD0603_1/10W-10K,1%
Creating feedback package: R6
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VTHRESH<2>
    R6
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F48
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)
Line Values: 
    S
    VREF
    R1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F53
    A(0)
    
    
Creating feedback package: R1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN
    R1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F53
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN
    R2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F52
    A(0)
    
    
Creating feedback package: R2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VTHRESH<0>
    R2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F52
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)
Line Values: 
    S
    VREF
    R3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F51
    A(0)
    
    
Creating feedback package: R3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_1
    R3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F51
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_1
    R4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F50
    A(0)
    
    
Creating feedback package: R4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VTHRESH<3>
    R4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F50
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)
Line Values: 
    S
    VREF
    R5
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F49
    A(0)
    
    
Creating feedback package: R5
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_2
    R5
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F49
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VREF
    R7
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F47
    A(0)
    
    
Creating feedback package: R7
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_3
    R7
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F47
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_3
    R8
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F46
    A(0)
    
    
Creating feedback package: R8
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
Line Values: 
    S
    VTHRESH<1>
    R8
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    1
    
    F46
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)
Line Values: 
    S
    GND_SIGNAL
    R9_1
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    1
    
    F45
    A(0)
    
    
Using PhysPart: RSMD0603_1/10W-33K,1%
Creating feedback package: R9_1
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_1
    R9_1
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    1
    
    F45
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
Line Values: 
    S
    GND_SIGNAL
    R9_2
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    1
    
    F44
    A(0)
    
    
Creating feedback package: R9_2
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_2
    R9_2
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    1
    
    F44
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
Line Values: 
    S
    GND_SIGNAL
    R9_3
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    1
    
    F43
    A(0)
    
    
Creating feedback package: R9_3
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_3
    R9_3
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    1
    
    F43
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
Line Values: 
    S
    GND_SIGNAL
    R9_4
    1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    1
    
    F42
    A(0)
    
    
Creating feedback package: R9_4
Creating Inst: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_4
    R9_4
    2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    1
    
    F42
    B(0)
    
    
Creating Pin Inst: B<0>
Creating Node: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
FUNC Header Properties: 
    A
    FUNC_LOGICAL_PATH
    COMP_DEVICE_TYPE
    REFDES
    
    
    
    
    
    
    
    GROUP
    ROOM
    TERM_IDENT
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i63@cnlinear.ad5665r(chips)
    AD5665RBRUZ-1-GND=GND_SIGNAL,VA
    IC1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/ad5665r/chips/chips.prt
    AD5665R
    AD5665RBRUZ-1
    AD5665R_TSSOP
    
    
    F152
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i1@cnconnector.con8p(chips)
    CON8P-MOLEX_44661-1011-GND=FRAA
    J3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/con8p/chips/chips.prt
    CON8P
    CON8P-MOLEX_44661-1011
    CON8P
    
    
    TF-309
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i2@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_A
    J1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/con19p/chips/chips.prt
    CON19P
    MHDMI-19-02-H-TH-L-TR
    CON19P
    
    
    TF-308
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i3@cnconnector.con19p(chips)
    MHDMI-19-02-H-TH-L-TR-GND=GND_B
    J2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/con19p/chips/chips.prt
    CON19P
    MHDMI-19-02-H-TH-L-TR
    CON19P
    
    
    TF-307
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i4@bris_cds_analogue.prtr5v0u8s(chips)
    PRTR5V0U8S_TSSOP-NXP
    U1
    /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_analogue/prtr5v0u8s/chips/chips.prt
    PRTR5V0U8S
    PRTR5V0U8S_TSSOP-NXP
    PRTR5V0U8S_TSSOP
    
    
    TF-306
    
    
    
Line Values: 
    S
    
    PRTR5V0U8S_TSSOP-NXP
    U1
    
    PRTR5V0U8S
    PRTR5V0U8S_TSSOP-NXP
    PRTR5V0U8S_TSSOP
    
    
    TF-305
    
    
    
Line Values: 
    S
    
    PRTR5V0U8S_TSSOP-NXP
    U1
    
    PRTR5V0U8S
    PRTR5V0U8S_TSSOP-NXP
    PRTR5V0U8S_TSSOP
    
    
    TF-304
    
    
    
Line Values: 
    S
    
    PRTR5V0U8S_TSSOP-NXP
    U1
    
    PRTR5V0U8S
    PRTR5V0U8S_TSSOP-NXP
    PRTR5V0U8S_TSSOP
    
    
    TF-303
    
    
    
Line Values: 
    S
    
    PRTR5V0U8S_TSSOP-NXP
    U1
    
    PRTR5V0U8S
    PRTR5V0U8S_TSSOP-NXP
    PRTR5V0U8S_TSSOP
    
    
    TF-302
    
    
    
Line Values: 
    S
    
    PRTR5V0U8S_TSSOP-NXP
    U1
    
    PRTR5V0U8S
    PRTR5V0U8S_TSSOP-NXP
    PRTR5V0U8S_TSSOP
    
    
    TF-301
    
    
    
Line Values: 
    S
    
    PRTR5V0U8S_TSSOP-NXP
    U1
    
    PRTR5V0U8S
    PRTR5V0U8S_TSSOP-NXP
    PRTR5V0U8S_TSSOP
    
    
    TF-300
    
    
    
Line Values: 
    S
    
    PRTR5V0U8S_TSSOP-NXP
    U1
    
    PRTR5V0U8S
    PRTR5V0U8S_TSSOP-NXP
    PRTR5V0U8S_TSSOP
    
    
    TF-299
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i7@cnconnector.plemo2ci(chips)
    PLEMO2CI-PLEMO2-00B-GND=GND_SIA
    PX1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/plemo2ci/chips/chips.prt
    PLEMO2CI
    PLEMO2CI-PLEMO2-00B
    PLEMO2CI
    
    
    F70
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    IC1_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/chips/chips.prt
    DELAY_LINE_GL2L
    GL2L5LS050D-C
    DELAY_LINE_GL2L
    
    
    F98
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    IC1_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/chips/chips.prt
    DELAY_LINE_GL2L
    GL2L5LS050D-C
    DELAY_LINE_GL2L
    
    
    F97
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    IC1_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/chips/chips.prt
    DELAY_LINE_GL2L
    GL2L5LS050D-C
    DELAY_LINE_GL2L
    
    
    F96
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i140@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS050D-C
    IC1_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/chips/chips.prt
    DELAY_LINE_GL2L
    GL2L5LS050D-C
    DELAY_LINE_GL2L
    
    
    F95
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    IC3_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/chips/chips.prt
    DELAY_LINE_GL2L
    GL2L5LS100D-C
    DELAY_LINE_GL2L
    
    
    F94
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    IC3_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/chips/chips.prt
    DELAY_LINE_GL2L
    GL2L5LS100D-C
    DELAY_LINE_GL2L
    
    
    F93
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    IC3_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/chips/chips.prt
    DELAY_LINE_GL2L
    GL2L5LS100D-C
    DELAY_LINE_GL2L
    
    
    F92
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i141@cndiscrete.delay_line_gl2l(chips)
    GL2L5LS100D-C
    IC3_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/chips/chips.prt
    DELAY_LINE_GL2L
    GL2L5LS100D-C
    DELAY_LINE_GL2L
    
    
    F91
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    D1_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/diode_dual_series/chips/chips.prt
    DIODE_DUAL_SERIES
    HBAT-540C
    DIODE_DUAL_SERIES_A1-C2-AC3
    
    
    F90
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    D1_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/diode_dual_series/chips/chips.prt
    DIODE_DUAL_SERIES
    HBAT-540C
    DIODE_DUAL_SERIES_A1-C2-AC3
    
    
    F89
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    D1_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/diode_dual_series/chips/chips.prt
    DIODE_DUAL_SERIES
    HBAT-540C
    DIODE_DUAL_SERIES_A1-C2-AC3
    
    
    F88
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i120@cndiscrete.diode_dual_series(chips)
    HBAT-540C
    D1_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cndiscrete/diode_dual_series/chips/chips.prt
    DIODE_DUAL_SERIES
    HBAT-540C
    DIODE_DUAL_SERIES_A1-C2-AC3
    
    
    F87
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    R1_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-51,1%
    RSMD0402_1/16W
    1
    
    F69
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    R4_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-51,1%
    RSMD0402_1/16W
    1
    
    F65
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    R1_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-51,1%
    RSMD0402_1/16W
    1
    
    F68
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    R4_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-51,1%
    RSMD0402_1/16W
    1
    
    F64
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    R1_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-51,1%
    RSMD0402_1/16W
    1
    
    F67
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    R4_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-51,1%
    RSMD0402_1/16W
    1
    
    F63
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i145@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    R1_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-51,1%
    RSMD0402_1/16W
    1
    
    F66
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i144@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-51,1%
    R4_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-51,1%
    RSMD0402_1/16W
    1
    
    F62
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i13@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R9
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F37
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i16@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R10
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F36
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i10@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R11
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F35
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i11@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R12
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F34
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i18@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R13
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F33
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i21@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R14
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F32
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R3_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F41
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R3_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F40
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R3_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F39
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i93@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-51,1%
    R3_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-51,1%
    RSMD0603_1/10W
    1
    
    F38
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R11_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F31
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R13_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F23
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R12_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F27
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R14_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F19
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R11_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F30
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R13_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F22
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R12_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F26
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R14_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F18
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R11_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F29
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R13_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F21
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R12_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F25
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R14_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F17
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i113@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R11_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F28
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i111@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R13_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F20
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i153@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R12_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F24
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i152@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75,1%
    R14_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75,1%
    RSMD0603_1/10W
    1
    
    F16
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    R10_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-XX,1%
    RSMD0603_1/10W
    1
    
    F15
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    R10_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-XX,1%
    RSMD0603_1/10W
    1
    
    F14
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    R10_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-XX,1%
    RSMD0603_1/10W
    1
    
    F13
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i81@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    R10_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-XX,1%
    RSMD0603_1/10W
    1
    
    F12
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    R6_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-100,1%
    RSMD0805_125MW
    1
    
    F11
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    R8_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-100,1%
    RSMD0805_125MW
    1
    
    F7
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    R6_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-100,1%
    RSMD0805_125MW
    1
    
    F10
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    R8_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-100,1%
    RSMD0805_125MW
    1
    
    F6
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    R6_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-100,1%
    RSMD0805_125MW
    1
    
    F9
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    R8_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-100,1%
    RSMD0805_125MW
    1
    
    F5
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i148@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    R6_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-100,1%
    RSMD0805_125MW
    1
    
    F8
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i147@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-100,1%
    R8_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-100,1%
    RSMD0805_125MW
    1
    
    F4
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    R2_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-12,1%
    RSMD0805_125MW
    1
    
    F3
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    R2_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-12,1%
    RSMD0805_125MW
    1
    
    F2
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    R2_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-12,1%
    RSMD0805_125MW
    1
    
    F1
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i94@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-12,1%
    R2_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-12,1%
    RSMD0805_125MW
    1
    
    F0
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i2@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    J4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/con160p_40cdgh/chips/chips.prt
    CON160P_40CDGH
    ASP-134606-01
    CON160P_40CDGH
    
    
    F151
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):page1_i1@cnconnector.con160p_40cdgh(chips)
    ASP-134606-01
    J4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/con160p_40cdgh/chips/chips.prt
    CON160P_40CDGH
    ASP-134606-01
    CON160P_40CDGH
    
    
    F150
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C6_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F141
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C3_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F149
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C6_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F140
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C3_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F148
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C6_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F139
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C3_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F147
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i44@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C6_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F138
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i47@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C3_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F146
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C4_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F145
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C4_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F144
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C4_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F143
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i39@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1.0UF,6.3V
    C4_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1.0UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F142
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i17@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C7
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F126
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i9@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C8
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F121
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i8@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C9
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F116
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i19@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C10
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F111
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i22@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C11
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F106
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C5_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F130
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C5_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F129
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C5_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F128
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i150@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C5_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F127
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C8_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F120
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C8_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F119
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C8_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F118
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i151@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C8_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F117
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C1_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F136
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C7_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F125
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C1_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F135
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C7_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F124
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C1_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F134
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C7_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F123
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i123@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C1_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F133
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i40@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C7_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F122
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C9_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F115
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C10_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F110
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C9_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F114
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C10_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F109
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C9_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F113
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C10_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F108
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i43@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C9_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F112
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i41@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C10_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F107
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page4_i14@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F137
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i66@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F132
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i53@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-100NF,16V
    C5
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-100NF,16V
    CAPCERSMDCL2_0603
    1
    
    F131
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    C2_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10NF,50V
    CAPCERSMDCL2_0603
    1
    
    F105
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    C2_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10NF,50V
    CAPCERSMDCL2_0603
    1
    
    F104
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    C2_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10NF,50V
    CAPCERSMDCL2_0603
    1
    
    F103
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i78@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10NF,50V
    C2_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10NF,50V
    CAPCERSMDCL2_0603
    1
    
    F102
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i51@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    C2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1UF,16V
    CAPCERSMDCL2_0603
    1
    
    F101
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i52@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    C3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1UF,16V
    CAPCERSMDCL2_0603
    1
    
    F100
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i50@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    C6
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1UF,16V
    CAPCERSMDCL2_0603
    1
    
    F99
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    IC2_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/max9601/chips/chips.prt
    
    
    
    1
    
    F86
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    IC2_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/max9601/chips/chips.prt
    
    
    
    1
    
    F85
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    IC2_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/max9601/chips/chips.prt
    
    
    
    1
    
    F84
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    IC2_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/max9601/chips/chips.prt
    
    
    
    1
    
    F83
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    IC2_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/max9601/chips/chips.prt
    
    
    
    1
    
    F82
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    IC2_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/max9601/chips/chips.prt
    
    
    
    1
    
    F81
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i1@cnlinear.max9601(chips)
    MAX9601_TSSOP
    IC2_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/max9601/chips/chips.prt
    
    
    
    1
    
    F80
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i71@cnlinear.max9601(chips)
    MAX9601_TSSOP
    IC2_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/max9601/chips/chips.prt
    
    
    
    1
    
    F79
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    IC2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/opa4277/chips/chips.prt
    OPA4277
    OPA4277UA
    OPA4277_SOIC
    1
    
    F78
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    IC2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/opa4277/chips/chips.prt
    OPA4277
    OPA4277UA
    OPA4277_SOIC
    1
    
    F77
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    IC2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/opa4277/chips/chips.prt
    OPA4277
    OPA4277UA
    OPA4277_SOIC
    1
    
    F76
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i22@cnlinear.opa4277(chips)
    OPA4277UA
    IC2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnlinear/opa4277/chips/chips.prt
    OPA4277
    OPA4277UA
    OPA4277_SOIC
    1
    
    F75
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i31@cnconnector.pcoax(chips)
    PCOAX-PLEMO00C
    PX2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-PLEMO00C
    PCOAX
    
    
    F74
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i32@cnconnector.pcoax(chips)
    PCOAX-PLEMO00C
    PX3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-PLEMO00C
    PCOAX
    
    
    F73
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i33@cnconnector.pcoax(chips)
    PCOAX-PLEMO00C
    PX4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-PLEMO00C
    PCOAX
    
    
    F72
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i34@cnconnector.pcoax(chips)
    PCOAX-PLEMO00C
    PX5
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-PLEMO00C
    PCOAX
    
    
    F71
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    R5_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-100,1%
    RSMD0603_1/10W
    1
    
    F61
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    R7_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-100,1%
    RSMD0603_1/10W
    1
    
    F57
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    R5_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-100,1%
    RSMD0603_1/10W
    1
    
    F60
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    R7_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-100,1%
    RSMD0603_1/10W
    1
    
    F56
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    R5_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-100,1%
    RSMD0603_1/10W
    1
    
    F59
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    R7_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-100,1%
    RSMD0603_1/10W
    1
    
    F55
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i79@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    R5_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-100,1%
    RSMD0603_1/10W
    1
    
    F58
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i92@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-100,1%
    R7_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-100,1%
    RSMD0603_1/10W
    1
    
    F54
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    R6
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-10K,1%
    RSMD0603_1/10W
    1
    
    F48
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    R1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-10K,1%
    RSMD0603_1/10W
    1
    
    F53
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    R2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-10K,1%
    RSMD0603_1/10W
    1
    
    F52
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    R3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-10K,1%
    RSMD0603_1/10W
    1
    
    F51
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    R4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-10K,1%
    RSMD0603_1/10W
    1
    
    F50
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    R5
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-10K,1%
    RSMD0603_1/10W
    1
    
    F49
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i24@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    R7
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-10K,1%
    RSMD0603_1/10W
    1
    
    F47
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):page1_i23@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-10K,1%
    R8
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-10K,1%
    RSMD0603_1/10W
    1
    
    F46
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    R9_1
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-33K,1%
    RSMD0603_1/10W
    1
    
    F45
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    R9_2
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-33K,1%
    RSMD0603_1/10W
    1
    
    F44
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    R9_3
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-33K,1%
    RSMD0603_1/10W
    1
    
    F43
    
    
    
Line Values: 
    S
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):page1_i73@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-33K,1%
    R9_4
    /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-33K,1%
    RSMD0603_1/10W
    1
    
    F42
    
    
    
COMP Header Properties: 
    A
    REFDES
    REUSE_ID
    SIGNAL_MODEL
    NO_XNET_CONNECTION
    PARENT_PPT
    SYMBOL_EDITED
    PARENT_PPT_PART
    EMBEDDED_PLACEMENT
Line Values: 
    S
    IC1
    
    
    
    AD5665R
    
    AD5665RBRUZ-1
    
Line Values: 
    S
    J3
    
    
    
    CON8P
    
    CON8P-MOLEX_44661-1011
    
Line Values: 
    S
    J1
    
    
    
    CON19P
    
    MHDMI-19-02-H-TH-L-TR
    
Line Values: 
    S
    J2
    
    
    
    CON19P
    
    MHDMI-19-02-H-TH-L-TR
    
Line Values: 
    S
    U1
    
    
    
    PRTR5V0U8S
    
    PRTR5V0U8S_TSSOP-NXP
    
Line Values: 
    S
    PX1
    
    
    
    PLEMO2CI
    
    PLEMO2CI-PLEMO2-00B
    
Line Values: 
    S
    IC1_1
    
    
    
    DELAY_LINE_GL2L
    
    GL2L5LS050D-C
    
Line Values: 
    S
    IC1_2
    
    
    
    DELAY_LINE_GL2L
    
    GL2L5LS050D-C
    
Line Values: 
    S
    IC1_3
    
    
    
    DELAY_LINE_GL2L
    
    GL2L5LS050D-C
    
Line Values: 
    S
    IC1_4
    
    
    
    DELAY_LINE_GL2L
    
    GL2L5LS050D-C
    
Line Values: 
    S
    IC3_1
    
    
    
    DELAY_LINE_GL2L
    
    GL2L5LS100D-C
    
Line Values: 
    S
    IC3_2
    
    
    
    DELAY_LINE_GL2L
    
    GL2L5LS100D-C
    
Line Values: 
    S
    IC3_3
    
    
    
    DELAY_LINE_GL2L
    
    GL2L5LS100D-C
    
Line Values: 
    S
    IC3_4
    
    
    
    DELAY_LINE_GL2L
    
    GL2L5LS100D-C
    
Line Values: 
    S
    D1_1
    
    
    
    DIODE_DUAL_SERIES
    
    HBAT-540C
    
Line Values: 
    S
    D1_2
    
    
    
    DIODE_DUAL_SERIES
    
    HBAT-540C
    
Line Values: 
    S
    D1_3
    
    
    
    DIODE_DUAL_SERIES
    
    HBAT-540C
    
Line Values: 
    S
    D1_4
    
    
    
    DIODE_DUAL_SERIES
    
    HBAT-540C
    
Line Values: 
    S
    R1_1
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-51,1%
    
Line Values: 
    S
    R4_1
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-51,1%
    
Line Values: 
    S
    R1_2
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-51,1%
    
Line Values: 
    S
    R4_2
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-51,1%
    
Line Values: 
    S
    R1_3
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-51,1%
    
Line Values: 
    S
    R4_3
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-51,1%
    
Line Values: 
    S
    R1_4
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-51,1%
    
Line Values: 
    S
    R4_4
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-51,1%
    
Line Values: 
    S
    R9
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R10
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R11
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R12
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R13
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R14
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R3_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R3_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R3_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R3_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-51,1%
    
Line Values: 
    S
    R11_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R13_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R12_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R14_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R11_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R13_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R12_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R14_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R11_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R13_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R12_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R14_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R11_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R13_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R12_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R14_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75,1%
    
Line Values: 
    S
    R10_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-XX,1%
    
Line Values: 
    S
    R10_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-XX,1%
    
Line Values: 
    S
    R10_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-XX,1%
    
Line Values: 
    S
    R10_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-XX,1%
    
Line Values: 
    S
    R6_1
    
    
    
    RSMD0805
    
    RSMD0805_125MW-100,1%
    
Line Values: 
    S
    R8_1
    
    
    
    RSMD0805
    
    RSMD0805_125MW-100,1%
    
Line Values: 
    S
    R6_2
    
    
    
    RSMD0805
    
    RSMD0805_125MW-100,1%
    
Line Values: 
    S
    R8_2
    
    
    
    RSMD0805
    
    RSMD0805_125MW-100,1%
    
Line Values: 
    S
    R6_3
    
    
    
    RSMD0805
    
    RSMD0805_125MW-100,1%
    
Line Values: 
    S
    R8_3
    
    
    
    RSMD0805
    
    RSMD0805_125MW-100,1%
    
Line Values: 
    S
    R6_4
    
    
    
    RSMD0805
    
    RSMD0805_125MW-100,1%
    
Line Values: 
    S
    R8_4
    
    
    
    RSMD0805
    
    RSMD0805_125MW-100,1%
    
Line Values: 
    S
    R2_1
    
    
    
    RSMD0805
    
    RSMD0805_125MW-12,1%
    
Line Values: 
    S
    R2_2
    
    
    
    RSMD0805
    
    RSMD0805_125MW-12,1%
    
Line Values: 
    S
    R2_3
    
    
    
    RSMD0805
    
    RSMD0805_125MW-12,1%
    
Line Values: 
    S
    R2_4
    
    
    
    RSMD0805
    
    RSMD0805_125MW-12,1%
    
Line Values: 
    S
    J4
    
    
    
    CON160P_40CDGH
    
    ASP-134606-01
    
Line Values: 
    S
    C6_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C3_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C6_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C3_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C6_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C3_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C6_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C3_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C4_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C4_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C4_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C4_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1.0UF,6.3V
    
Line Values: 
    S
    C7
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C8
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C9
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C10
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C11
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C5_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C5_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C5_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C5_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C8_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C8_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C8_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C8_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C1_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C7_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C1_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C7_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C1_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C7_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C1_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C7_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C9_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C10_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C9_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C10_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C9_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C10_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C9_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C10_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C5
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-100NF,16V
    
Line Values: 
    S
    C2_1
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10NF,50V
    
Line Values: 
    S
    C2_2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10NF,50V
    
Line Values: 
    S
    C2_3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10NF,50V
    
Line Values: 
    S
    C2_4
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10NF,50V
    
Line Values: 
    S
    C2
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1UF,16V
    
Line Values: 
    S
    C3
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1UF,16V
    
Line Values: 
    S
    C6
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1UF,16V
    
Line Values: 
    S
    IC2_1
    
    
    
    
    
    
    
Line Values: 
    S
    IC2_2
    
    
    
    
    
    
    
Line Values: 
    S
    IC2_3
    
    
    
    
    
    
    
Line Values: 
    S
    IC2_4
    
    
    
    
    
    
    
Line Values: 
    S
    IC2
    
    
    
    OPA4277
    
    OPA4277UA
    
Line Values: 
    S
    PX2
    
    
    
    PCOAX
    
    PCOAX-PLEMO00C
    
Line Values: 
    S
    PX3
    
    
    
    PCOAX
    
    PCOAX-PLEMO00C
    
Line Values: 
    S
    PX4
    
    
    
    PCOAX
    
    PCOAX-PLEMO00C
    
Line Values: 
    S
    PX5
    
    
    
    PCOAX
    
    PCOAX-PLEMO00C
    
Line Values: 
    S
    R5_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-100,1%
    
Line Values: 
    S
    R7_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-100,1%
    
Line Values: 
    S
    R5_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-100,1%
    
Line Values: 
    S
    R7_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-100,1%
    
Line Values: 
    S
    R5_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-100,1%
    
Line Values: 
    S
    R7_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-100,1%
    
Line Values: 
    S
    R5_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-100,1%
    
Line Values: 
    S
    R7_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-100,1%
    
Line Values: 
    S
    R6
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-10K,1%
    
Line Values: 
    S
    R1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-10K,1%
    
Line Values: 
    S
    R2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-10K,1%
    
Line Values: 
    S
    R3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-10K,1%
    
Line Values: 
    S
    R4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-10K,1%
    
Line Values: 
    S
    R5
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-10K,1%
    
Line Values: 
    S
    R7
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-10K,1%
    
Line Values: 
    S
    R8
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-10K,1%
    
Line Values: 
    S
    R9_1
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-33K,1%
    
Line Values: 
    S
    R9_2
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-33K,1%
    
Line Values: 
    S
    R9_3
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-33K,1%
    
Line Values: 
    S
    R9_4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-33K,1%
    
NET Header Properties: 
    A
    NET_NAME
    
    VOLTAGE
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I9_B
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):unnamed_4_capcersmdcl2_i9_b
    
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I8_B
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):unnamed_4_capcersmdcl2_i8_b
    
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I22_B
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):unnamed_4_capcersmdcl2_i22_b
    
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I19_B
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):unnamed_4_capcersmdcl2_i19_b
    
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I17_B
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):unnamed_4_capcersmdcl2_i17_b
    
Line Values: 
    S
    UNNAMED_4_CAPCERSMDCL2_I14_B
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):unnamed_4_capcersmdcl2_i14_b
    
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTD
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):unnamed_1_ad5665r_i63_voutd
    
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTC
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):unnamed_1_ad5665r_i63_voutc
    
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTB
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):unnamed_1_ad5665r_i63_voutb
    
Line Values: 
    S
    UNNAMED_1_AD5665R_I63_VOUTA
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):unnamed_1_ad5665r_i63_vouta
    
Line Values: 
    S
    GND_HDMI2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):gnd_hdmi2
    
Line Values: 
    S
    GND_HDMI1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):gnd_hdmi1
    
Line Values: 
    S
    FRAME
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):frame
    
Line Values: 
    S
    VCC
    
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i71_hys
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_q_1
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_in_1
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_hys
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_b2
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_b2
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_b2
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_2_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_b2
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_a2
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_a2
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_a2
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I14_1_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_a2
    
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_capcersmdcl2_i78_b
    
Line Values: 
    S
    IN<0>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\in\(0)
    
Line Values: 
    S
    IN<1>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\in\(1)
    
Line Values: 
    S
    IN<2>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\in\(2)
    
Line Values: 
    S
    IN<3>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\in\(3)
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i71_hys
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i71_hys
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I71_HYS_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i71_hys
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_in
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_in_1
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_in_1
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_in_1
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_hys
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_hys
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_HYS_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_hys
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_a1
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_a1
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_a1
    
Line Values: 
    S
    UNNAMED_1_DELAYLINEGL2L_I140__1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_delaylinegl2l_i140_a1
    
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_capcersmdcl2_i78_b
    
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_capcersmdcl2_i78_b
    
Line Values: 
    S
    UNNAMED_1_CAPCERSMDCL2_I78_B_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_capcersmdcl2_i78_b
    
Line Values: 
    S
    BEAM_TRIGGER_CFD<3>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):beam_trigger_cfd(3)
    
Line Values: 
    S
    BEAM_TRIGGER_CFD<2>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):beam_trigger_cfd(2)
    
Line Values: 
    S
    BEAM_TRIGGER_CFD<1>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):beam_trigger_cfd(1)
    
Line Values: 
    S
    BEAM_TRIGGER_CFD<0>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):beam_trigger_cfd(0)
    
Line Values: 
    S
    BEAM_TRIGGER_CFD*<3>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\beam_trigger_cfd*\(3)
    
Line Values: 
    S
    BEAM_TRIGGER_CFD*<2>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\beam_trigger_cfd*\(2)
    
Line Values: 
    S
    BEAM_TRIGGER_CFD*<1>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\beam_trigger_cfd*\(1)
    
Line Values: 
    S
    BEAM_TRIGGER_CFD*<0>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\beam_trigger_cfd*\(0)
    
Line Values: 
    S
    VTHRESH<3>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):vthresh(3)
    
Line Values: 
    S
    VTHRESH<2>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):vthresh(2)
    
Line Values: 
    S
    VTHRESH<1>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):vthresh(1)
    
Line Values: 
    S
    VTHRESH<0>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):vthresh(0)
    
Line Values: 
    S
    VREF_A_M2C
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):vref_a_m2c
    
Line Values: 
    S
    VREF
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):vref
    
Line Values: 
    S
    UNNAMED_1_PC036AFMCLPCCONNECT_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):unnamed_1_pc036afmclpcconnector_i2_fmcclk0m2c_1
    
Line Values: 
    S
    UNNAMED_1_PC036AFMCLPCCONNECTOR
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):unnamed_1_pc036afmclpcconnector_i2_fmcclk0m2c
    
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):unnamed_1_opa4277_i22_min
    
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):unnamed_1_opa4277_i22_min
    
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):unnamed_1_opa4277_i22_min
    
Line Values: 
    S
    UNNAMED_1_OPA4277_I22_MIN
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i5@fmc_tlu_v1_lib.pc023a_dac_vthresh(sch_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1):unnamed_1_opa4277_i22_min
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_4
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i38@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_q
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_q
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_q
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_q_1
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_q_1
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_q_1
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_Q_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_q
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i37@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_in
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_2
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i36@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_in
    
Line Values: 
    S
    UNNAMED_1_MAX9601_I1_IN_1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page2_i35@fmc_tlu_v1_lib.fmc_tlu_cfd(sch_1):unnamed_1_max9601_i1_in
    
Line Values: 
    S
    TRST_L
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):trst_l
    
Line Values: 
    S
    SDA
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):sda
    
Line Values: 
    S
    SCL
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):scl
    
Line Values: 
    S
    P5V
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):p5v
    
Line Values: 
    S
    P3V3
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):p3v3
    
Line Values: 
    S
    P2V5
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):p2v5
    
Line Values: 
    S
    P12V
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):p12v
    
Line Values: 
    S
    M5V
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):m5v
    
Line Values: 
    S
    GND_SIGNAL
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):gnd_signal
    
Line Values: 
    S
    GBTCLK0_M2C*
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\gbtclk0_m2c*\
    
Line Values: 
    S
    GBTCLK0_M2C
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):gbtclk0_m2c
    
Line Values: 
    S
    GA1
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):ga1
    
Line Values: 
    S
    GA0
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):ga0
    
Line Values: 
    S
    FPGA_TDO
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fpga_tdo
    
Line Values: 
    S
    FMC_TMS_BUF
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_tms_buf
    
Line Values: 
    S
    FMC_TDO
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_tdo
    
Line Values: 
    S
    FMC_TCK_BUF
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_tck_buf
    
Line Values: 
    S
    FMC_PWR_GOOD_FLASH_RST_B
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_pwr_good_flash_rst_b
    
Line Values: 
    S
    FMC_PRSNT_M2C_L
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_prsnt_m2c_l
    
Line Values: 
    S
    FMC_LA<9>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(9)
    
Line Values: 
    S
    FMC_LA<8>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(8)
    
Line Values: 
    S
    FMC_LA<7>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(7)
    
Line Values: 
    S
    FMC_LA<6>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(6)
    
Line Values: 
    S
    FMC_LA<5>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(5)
    
Line Values: 
    S
    FMC_LA<4>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(4)
    
Line Values: 
    S
    FMC_LA<3>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(3)
    
Line Values: 
    S
    FMC_LA<33>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(33)
    
Line Values: 
    S
    FMC_LA<32>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(32)
    
Line Values: 
    S
    FMC_LA<31>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(31)
    
Line Values: 
    S
    FMC_LA<30>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(30)
    
Line Values: 
    S
    FMC_LA<2>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(2)
    
Line Values: 
    S
    FMC_LA<29>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(29)
    
Line Values: 
    S
    FMC_LA<28>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(28)
    
Line Values: 
    S
    FMC_LA<27>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(27)
    
Line Values: 
    S
    FMC_LA<26>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(26)
    
Line Values: 
    S
    FMC_LA<25>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(25)
    
Line Values: 
    S
    FMC_LA<24>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(24)
    
Line Values: 
    S
    FMC_LA<23>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(23)
    
Line Values: 
    S
    FMC_LA<22>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(22)
    
Line Values: 
    S
    FMC_LA<21>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(21)
    
Line Values: 
    S
    FMC_LA<20>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(20)
    
Line Values: 
    S
    FMC_LA<1>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(1)
    
Line Values: 
    S
    FMC_LA<19>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(19)
    
Line Values: 
    S
    FMC_LA<18>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(18)
    
Line Values: 
    S
    FMC_LA<17>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(17)
    
Line Values: 
    S
    FMC_LA<16>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(16)
    
Line Values: 
    S
    FMC_LA<15>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(15)
    
Line Values: 
    S
    FMC_LA<14>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(14)
    
Line Values: 
    S
    FMC_LA<13>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(13)
    
Line Values: 
    S
    FMC_LA<12>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(12)
    
Line Values: 
    S
    FMC_LA<11>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(11)
    
Line Values: 
    S
    FMC_LA<10>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(10)
    
Line Values: 
    S
    FMC_LA<0>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_la(0)
    
Line Values: 
    S
    FMC_LA*<9>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(9)
    
Line Values: 
    S
    FMC_LA*<8>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(8)
    
Line Values: 
    S
    FMC_LA*<7>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(7)
    
Line Values: 
    S
    FMC_LA*<6>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(6)
    
Line Values: 
    S
    FMC_LA*<5>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(5)
    
Line Values: 
    S
    FMC_LA*<4>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(4)
    
Line Values: 
    S
    FMC_LA*<3>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(3)
    
Line Values: 
    S
    FMC_LA*<33>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(33)
    
Line Values: 
    S
    FMC_LA*<32>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(32)
    
Line Values: 
    S
    FMC_LA*<31>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(31)
    
Line Values: 
    S
    FMC_LA*<30>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(30)
    
Line Values: 
    S
    FMC_LA*<2>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(2)
    
Line Values: 
    S
    FMC_LA*<29>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(29)
    
Line Values: 
    S
    FMC_LA*<28>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(28)
    
Line Values: 
    S
    FMC_LA*<27>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(27)
    
Line Values: 
    S
    FMC_LA*<26>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(26)
    
Line Values: 
    S
    FMC_LA*<25>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(25)
    
Line Values: 
    S
    FMC_LA*<24>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(24)
    
Line Values: 
    S
    FMC_LA*<23>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(23)
    
Line Values: 
    S
    FMC_LA*<22>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(22)
    
Line Values: 
    S
    FMC_LA*<21>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(21)
    
Line Values: 
    S
    FMC_LA*<20>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(20)
    
Line Values: 
    S
    FMC_LA*<1>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(1)
    
Line Values: 
    S
    FMC_LA*<19>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(19)
    
Line Values: 
    S
    FMC_LA*<18>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(18)
    
Line Values: 
    S
    FMC_LA*<17>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(17)
    
Line Values: 
    S
    FMC_LA*<16>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(16)
    
Line Values: 
    S
    FMC_LA*<15>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(15)
    
Line Values: 
    S
    FMC_LA*<14>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(14)
    
Line Values: 
    S
    FMC_LA*<13>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(13)
    
Line Values: 
    S
    FMC_LA*<12>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(12)
    
Line Values: 
    S
    FMC_LA*<11>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(11)
    
Line Values: 
    S
    FMC_LA*<10>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(10)
    
Line Values: 
    S
    FMC_LA*<0>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_la*\(0)
    
Line Values: 
    S
    FMC_CLK1_M2C*
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\fmc_clk1_m2c*\
    
Line Values: 
    S
    FMC_CLK1_M2C
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):fmc_clk1_m2c
    
Line Values: 
    S
    DP0_M2C*
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\dp0_m2c*\
    
Line Values: 
    S
    DP0_M2C
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):dp0_m2c
    
Line Values: 
    S
    DP0_C2M*
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):\dp0_c2m*\
    
Line Values: 
    S
    DP0_C2M
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page1_i2@fmc_tlu_v1_lib.pc036a_fmc_lpc_connector(sch_1):dp0_c2m
    
Line Values: 
    S
    BEAM_TRIGGER<3>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):beam_trigger(3)
    
Line Values: 
    S
    BEAM_TRIGGER<2>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):beam_trigger(2)
    
Line Values: 
    S
    BEAM_TRIGGER<1>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):beam_trigger(1)
    
Line Values: 
    S
    BEAM_TRIGGER<0>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):beam_trigger(0)
    
Line Values: 
    S
    BEAM_TRIGGER*<3>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\beam_trigger*\(3)
    
Line Values: 
    S
    BEAM_TRIGGER*<2>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\beam_trigger*\(2)
    
Line Values: 
    S
    BEAM_TRIGGER*<1>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\beam_trigger*\(1)
    
Line Values: 
    S
    BEAM_TRIGGER*<0>
    @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):\beam_trigger*\(0)
    
Line Values: 
    S
    GND
    
    

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2         ADDR1    -   1    1 FALSE FALSE  -1  -1 
      8         ADDR2    -   1    1 FALSE FALSE  -1  -1 
      9          CLR*    -   1    1 FALSE FALSE  -1  -1 
      1         LDAC*    -   1    1 FALSE FALSE  -1  -1 
      6           POR    -   1    1 FALSE FALSE  -1  -1 
     14           SCL    -   1    1 FALSE FALSE  -1  -1 
     13           SDA    -   1    1 FALSE FALSE  -1  -1 
      4         VOUTA    -   1    1 FALSE FALSE  -1  -1 
     11         VOUTB    -   1    1 FALSE FALSE  -1  -1 
      5         VOUTC    -   1    1 FALSE FALSE  -1  -1 
     10         VOUTD    -   1    1 FALSE FALSE  -1  -1 
      7        VREFIN/VREFOUT    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -  ADDR1  ADDR1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  ADDR2  ADDR2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   CLR*   CLR*    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
      -  LDAC*  LDAC*    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -    POR    POR    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
      -    SCL    SCL    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SCL
      -    SDA    SDA    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SDA
      -  VOUTA  VOUTA    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTA
      -  VOUTB  VOUTB    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTB
      -  VOUTC  VOUTC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTC
      -  VOUTD  VOUTD    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTD
      - VREFIN/VREFOUT VREFIN/VREFOUT    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I63@CNLINEAR.AD5665R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2  ADDR1  ADDR1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  ADDR2  ADDR2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9   CLR*   CLR*    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
      1  LDAC*  LDAC*    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6    POR    POR    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
     14    SCL    SCL    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SCL
     13    SDA    SDA    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SDA
      4  VOUTA  VOUTA    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTA
     11  VOUTB  VOUTB    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTB
      5  VOUTC  VOUTC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTC
     10  VOUTD  VOUTD    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTD
      7 VREFIN/VREFOUT VREFIN/VREFOUT    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I1@CNCONNECTOR.CON8P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          A<1>    -   1    1 FALSE FALSE  -1  -1 
      3          A<2>    -   1    1 FALSE FALSE  -1  -1 
      4          A<3>    -   1    1 FALSE FALSE  -1  -1 
      5          A<4>    -   1    1 FALSE FALSE  -1  -1 
      6          A<5>    -   1    1 FALSE FALSE  -1  -1 
      7          A<6>    -   1    1 FALSE FALSE  -1  -1 
      8          A<7>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I1@CNCONNECTOR.CON8P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 
      -   A<1>   A<1>    -   1    1 FALSE FALSE  -1  -1 
      -   A<2>   A<2>    -   1    1 FALSE FALSE  -1  -1 
      -   A<3>   A<3>    -   1    1 FALSE FALSE  -1  -1 
      -   A<4>   A<4>    -   1    1 FALSE FALSE  -1  -1 
      -   A<5>   A<5>    -   1    1 FALSE FALSE  -1  -1 
      -   A<6>   A<6>    -   1    1 FALSE FALSE  -1  -1 
      -   A<7>   A<7>    -   1    1 FALSE FALSE  -1  -1 
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I1@CNCONNECTOR.CON8P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 
      2   A<1>   A<1>    -   1    1 FALSE FALSE  -1  -1 
      3   A<2>   A<2>    -   1    1 FALSE FALSE  -1  -1 
      4   A<3>   A<3>    -   1    1 FALSE FALSE  -1  -1 
      5   A<4>   A<4>    -   1    1 FALSE FALSE  -1  -1 
      6   A<5>   A<5>    -   1    1 FALSE FALSE  -1  -1 
      7   A<6>   A<6>    -   1    1 FALSE FALSE  -1  -1 
      8   A<7>   A<7>    -   1    1 FALSE FALSE  -1  -1 

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I2@CNCONNECTOR.CON19P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
     11         A<10>    -   1    1 FALSE FALSE  -1  -1 
     12         A<11>    -   1    1 FALSE FALSE  -1  -1 
     13         A<12>    -   1    1 FALSE FALSE  -1  -1 
     14         A<13>    -   1    1 FALSE FALSE  -1  -1 
     15         A<14>    -   1    1 FALSE FALSE  -1  -1 
     16         A<15>    -   1    1 FALSE FALSE  -1  -1 
     17         A<16>    -   1    1 FALSE FALSE  -1  -1 
     18         A<17>    -   1    1 FALSE FALSE  -1  -1 
     19         A<18>    -   1    1 FALSE FALSE  -1  -1 
      2          A<1>    -   1    1 FALSE FALSE  -1  -1 
      3          A<2>    -   1    1 FALSE FALSE  -1  -1 
      4          A<3>    -   1    1 FALSE FALSE  -1  -1 
      5          A<4>    -   1    1 FALSE FALSE  -1  -1 
      6          A<5>    -   1    1 FALSE FALSE  -1  -1 
      7          A<6>    -   1    1 FALSE FALSE  -1  -1 
      8          A<7>    -   1    1 FALSE FALSE  -1  -1 
      9          A<8>    -   1    1 FALSE FALSE  -1  -1 
     10          A<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I2@CNCONNECTOR.CON19P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 
      -  A<10>  A<10>    -   1    1 FALSE FALSE  -1  -1 
      -  A<11>  A<11>    -   1    1 FALSE FALSE  -1  -1 
      -  A<12>  A<12>    -   1    1 FALSE FALSE  -1  -1 
      -  A<13>  A<13>    -   1    1 FALSE FALSE  -1  -1 
      -  A<14>  A<14>    -   1    1 FALSE FALSE  -1  -1 
      -  A<15>  A<15>    -   1    1 FALSE FALSE  -1  -1 
      -  A<16>  A<16>    -   1    1 FALSE FALSE  -1  -1 
      -  A<17>  A<17>    -   1    1 FALSE FALSE  -1  -1 
      -  A<18>  A<18>    -   1    1 FALSE FALSE  -1  -1 
      -   A<1>   A<1>    -   1    1 FALSE FALSE  -1  -1 
      -   A<2>   A<2>    -   1    1 FALSE FALSE  -1  -1 
      -   A<3>   A<3>    -   1    1 FALSE FALSE  -1  -1 
      -   A<4>   A<4>    -   1    1 FALSE FALSE  -1  -1 
      -   A<5>   A<5>    -   1    1 FALSE FALSE  -1  -1 
      -   A<6>   A<6>    -   1    1 FALSE FALSE  -1  -1 
      -   A<7>   A<7>    -   1    1 FALSE FALSE  -1  -1 
      -   A<8>   A<8>    -   1    1 FALSE FALSE  -1  -1 
      -   A<9>   A<9>    -   1    1 FALSE FALSE  -1  -1 
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I2@CNCONNECTOR.CON19P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 
     11  A<10>  A<10>    -   1    1 FALSE FALSE  -1  -1 
     12  A<11>  A<11>    -   1    1 FALSE FALSE  -1  -1 
     13  A<12>  A<12>    -   1    1 FALSE FALSE  -1  -1 
     14  A<13>  A<13>    -   1    1 FALSE FALSE  -1  -1 
     15  A<14>  A<14>    -   1    1 FALSE FALSE  -1  -1 
     16  A<15>  A<15>    -   1    1 FALSE FALSE  -1  -1 
     17  A<16>  A<16>    -   1    1 FALSE FALSE  -1  -1 
     18  A<17>  A<17>    -   1    1 FALSE FALSE  -1  -1 
     19  A<18>  A<18>    -   1    1 FALSE FALSE  -1  -1 
      2   A<1>   A<1>    -   1    1 FALSE FALSE  -1  -1 
      3   A<2>   A<2>    -   1    1 FALSE FALSE  -1  -1 
      4   A<3>   A<3>    -   1    1 FALSE FALSE  -1  -1 
      5   A<4>   A<4>    -   1    1 FALSE FALSE  -1  -1 
      6   A<5>   A<5>    -   1    1 FALSE FALSE  -1  -1 
      7   A<6>   A<6>    -   1    1 FALSE FALSE  -1  -1 
      8   A<7>   A<7>    -   1    1 FALSE FALSE  -1  -1 
      9   A<8>   A<8>    -   1    1 FALSE FALSE  -1  -1 
     10   A<9>   A<9>    -   1    1 FALSE FALSE  -1  -1 

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I3@CNCONNECTOR.CON19P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
     11         A<10>    -   1    1 FALSE FALSE  -1  -1 
     12         A<11>    -   1    1 FALSE FALSE  -1  -1 
     13         A<12>    -   1    1 FALSE FALSE  -1  -1 
     14         A<13>    -   1    1 FALSE FALSE  -1  -1 
     15         A<14>    -   1    1 FALSE FALSE  -1  -1 
     16         A<15>    -   1    1 FALSE FALSE  -1  -1 
     17         A<16>    -   1    1 FALSE FALSE  -1  -1 
     18         A<17>    -   1    1 FALSE FALSE  -1  -1 
     19         A<18>    -   1    1 FALSE FALSE  -1  -1 
      2          A<1>    -   1    1 FALSE FALSE  -1  -1 
      3          A<2>    -   1    1 FALSE FALSE  -1  -1 
      4          A<3>    -   1    1 FALSE FALSE  -1  -1 
      5          A<4>    -   1    1 FALSE FALSE  -1  -1 
      6          A<5>    -   1    1 FALSE FALSE  -1  -1 
      7          A<6>    -   1    1 FALSE FALSE  -1  -1 
      8          A<7>    -   1    1 FALSE FALSE  -1  -1 
      9          A<8>    -   1    1 FALSE FALSE  -1  -1 
     10          A<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I3@CNCONNECTOR.CON19P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 
      -  A<10>  A<10>    -   1    1 FALSE FALSE  -1  -1 
      -  A<11>  A<11>    -   1    1 FALSE FALSE  -1  -1 
      -  A<12>  A<12>    -   1    1 FALSE FALSE  -1  -1 
      -  A<13>  A<13>    -   1    1 FALSE FALSE  -1  -1 
      -  A<14>  A<14>    -   1    1 FALSE FALSE  -1  -1 
      -  A<15>  A<15>    -   1    1 FALSE FALSE  -1  -1 
      -  A<16>  A<16>    -   1    1 FALSE FALSE  -1  -1 
      -  A<17>  A<17>    -   1    1 FALSE FALSE  -1  -1 
      -  A<18>  A<18>    -   1    1 FALSE FALSE  -1  -1 
      -   A<1>   A<1>    -   1    1 FALSE FALSE  -1  -1 
      -   A<2>   A<2>    -   1    1 FALSE FALSE  -1  -1 
      -   A<3>   A<3>    -   1    1 FALSE FALSE  -1  -1 
      -   A<4>   A<4>    -   1    1 FALSE FALSE  -1  -1 
      -   A<5>   A<5>    -   1    1 FALSE FALSE  -1  -1 
      -   A<6>   A<6>    -   1    1 FALSE FALSE  -1  -1 
      -   A<7>   A<7>    -   1    1 FALSE FALSE  -1  -1 
      -   A<8>   A<8>    -   1    1 FALSE FALSE  -1  -1 
      -   A<9>   A<9>    -   1    1 FALSE FALSE  -1  -1 
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I3@CNCONNECTOR.CON19P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 
     11  A<10>  A<10>    -   1    1 FALSE FALSE  -1  -1 
     12  A<11>  A<11>    -   1    1 FALSE FALSE  -1  -1 
     13  A<12>  A<12>    -   1    1 FALSE FALSE  -1  -1 
     14  A<13>  A<13>    -   1    1 FALSE FALSE  -1  -1 
     15  A<14>  A<14>    -   1    1 FALSE FALSE  -1  -1 
     16  A<15>  A<15>    -   1    1 FALSE FALSE  -1  -1 
     17  A<16>  A<16>    -   1    1 FALSE FALSE  -1  -1 
     18  A<17>  A<17>    -   1    1 FALSE FALSE  -1  -1 
     19  A<18>  A<18>    -   1    1 FALSE FALSE  -1  -1 
      2   A<1>   A<1>    -   1    1 FALSE FALSE  -1  -1 
      3   A<2>   A<2>    -   1    1 FALSE FALSE  -1  -1 
      4   A<3>   A<3>    -   1    1 FALSE FALSE  -1  -1 
      5   A<4>   A<4>    -   1    1 FALSE FALSE  -1  -1 
      6   A<5>   A<5>    -   1    1 FALSE FALSE  -1  -1 
      7   A<6>   A<6>    -   1    1 FALSE FALSE  -1  -1 
      8   A<7>   A<7>    -   1    1 FALSE FALSE  -1  -1 
      9   A<8>   A<8>    -   1    1 FALSE FALSE  -1  -1 
     10   A<9>   A<9>    -   1    1 FALSE FALSE  -1  -1 

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I4@BRIS_CDS_ANALOGUE.PRTR5V0U8S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            IN    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I4@BRIS_CDS_ANALOGUE.PRTR5V0U8S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     IN     IN    -   1    1 FALSE FALSE  -1  -1 
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I4@BRIS_CDS_ANALOGUE.PRTR5V0U8S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     IN     IN    -   1    1 FALSE FALSE  -1  -1 

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I7@CNCONNECTOR.PLEMO2CI(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
      2             B    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I7@CNCONNECTOR.PLEMO2CI(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C_1
      -      B      B    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I7@CNCONNECTOR.PLEMO2CI(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C_1
      2      B      B    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2            A1    -   1    1 FALSE FALSE  -1  -1 
     15            A2    -   1    1 FALSE FALSE  -1  -1 
      7            B1    -   1    1 FALSE FALSE  -1  -1 
     10            B2    -   1    1 FALSE FALSE  -1  -1 
      1         SH<0>    -   1    1 FALSE FALSE  -1  -1 
     14        SH<10>    -   1    1 FALSE FALSE  -1  -1 
     16        SH<11>    -   1    1 FALSE FALSE  -1  -1 
      3         SH<1>    -   1    1 FALSE FALSE  -1  -1 
      4         SH<2>    -   1    1 FALSE FALSE  -1  -1 
      5         SH<3>    -   1    1 FALSE FALSE  -1  -1 
      6         SH<4>    -   1    1 FALSE FALSE  -1  -1 
      8         SH<5>    -   1    1 FALSE FALSE  -1  -1 
      9         SH<6>    -   1    1 FALSE FALSE  -1  -1 
     11         SH<7>    -   1    1 FALSE FALSE  -1  -1 
     12         SH<8>    -   1    1 FALSE FALSE  -1  -1 
     13         SH<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
      -     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      -     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
      -  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
     15     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
      7     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
     10     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
      1  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     14 SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     16 SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      3  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      4  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      5  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     11  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     12  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     13  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2            A1    -   1    1 FALSE FALSE  -1  -1 
     15            A2    -   1    1 FALSE FALSE  -1  -1 
      7            B1    -   1    1 FALSE FALSE  -1  -1 
     10            B2    -   1    1 FALSE FALSE  -1  -1 
      1         SH<0>    -   1    1 FALSE FALSE  -1  -1 
     14        SH<10>    -   1    1 FALSE FALSE  -1  -1 
     16        SH<11>    -   1    1 FALSE FALSE  -1  -1 
      3         SH<1>    -   1    1 FALSE FALSE  -1  -1 
      4         SH<2>    -   1    1 FALSE FALSE  -1  -1 
      5         SH<3>    -   1    1 FALSE FALSE  -1  -1 
      6         SH<4>    -   1    1 FALSE FALSE  -1  -1 
      8         SH<5>    -   1    1 FALSE FALSE  -1  -1 
      9         SH<6>    -   1    1 FALSE FALSE  -1  -1 
     11         SH<7>    -   1    1 FALSE FALSE  -1  -1 
     12         SH<8>    -   1    1 FALSE FALSE  -1  -1 
     13         SH<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
      -     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      -     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
      -  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
     15     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
      7     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
     10     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
      1  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     14 SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     16 SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      3  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      4  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      5  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     11  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     12  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     13  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2            A1    -   1    1 FALSE FALSE  -1  -1 
     15            A2    -   1    1 FALSE FALSE  -1  -1 
      7            B1    -   1    1 FALSE FALSE  -1  -1 
     10            B2    -   1    1 FALSE FALSE  -1  -1 
      1         SH<0>    -   1    1 FALSE FALSE  -1  -1 
     14        SH<10>    -   1    1 FALSE FALSE  -1  -1 
     16        SH<11>    -   1    1 FALSE FALSE  -1  -1 
      3         SH<1>    -   1    1 FALSE FALSE  -1  -1 
      4         SH<2>    -   1    1 FALSE FALSE  -1  -1 
      5         SH<3>    -   1    1 FALSE FALSE  -1  -1 
      6         SH<4>    -   1    1 FALSE FALSE  -1  -1 
      8         SH<5>    -   1    1 FALSE FALSE  -1  -1 
      9         SH<6>    -   1    1 FALSE FALSE  -1  -1 
     11         SH<7>    -   1    1 FALSE FALSE  -1  -1 
     12         SH<8>    -   1    1 FALSE FALSE  -1  -1 
     13         SH<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
      -     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      -     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
      -  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
     15     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
      7     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
     10     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
      1  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     14 SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     16 SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      3  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      4  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      5  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     11  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     12  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     13  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2            A1    -   1    1 FALSE FALSE  -1  -1 
     15            A2    -   1    1 FALSE FALSE  -1  -1 
      7            B1    -   1    1 FALSE FALSE  -1  -1 
     10            B2    -   1    1 FALSE FALSE  -1  -1 
      1         SH<0>    -   1    1 FALSE FALSE  -1  -1 
     14        SH<10>    -   1    1 FALSE FALSE  -1  -1 
     16        SH<11>    -   1    1 FALSE FALSE  -1  -1 
      3         SH<1>    -   1    1 FALSE FALSE  -1  -1 
      4         SH<2>    -   1    1 FALSE FALSE  -1  -1 
      5         SH<3>    -   1    1 FALSE FALSE  -1  -1 
      6         SH<4>    -   1    1 FALSE FALSE  -1  -1 
      8         SH<5>    -   1    1 FALSE FALSE  -1  -1 
      9         SH<6>    -   1    1 FALSE FALSE  -1  -1 
     11         SH<7>    -   1    1 FALSE FALSE  -1  -1 
     12         SH<8>    -   1    1 FALSE FALSE  -1  -1 
     13         SH<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
      -     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      -     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
      -  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I140@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
     15     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
      7     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
     10     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
      1  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     14 SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     16 SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      3  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      4  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      5  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     11  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     12  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     13  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2            A1    -   1    1 FALSE FALSE  -1  -1 
     15            A2    -   1    1 FALSE FALSE  -1  -1 
      7            B1    -   1    1 FALSE FALSE  -1  -1 
     10            B2    -   1    1 FALSE FALSE  -1  -1 
      1         SH<0>    -   1    1 FALSE FALSE  -1  -1 
     14        SH<10>    -   1    1 FALSE FALSE  -1  -1 
     16        SH<11>    -   1    1 FALSE FALSE  -1  -1 
      3         SH<1>    -   1    1 FALSE FALSE  -1  -1 
      4         SH<2>    -   1    1 FALSE FALSE  -1  -1 
      5         SH<3>    -   1    1 FALSE FALSE  -1  -1 
      6         SH<4>    -   1    1 FALSE FALSE  -1  -1 
      8         SH<5>    -   1    1 FALSE FALSE  -1  -1 
      9         SH<6>    -   1    1 FALSE FALSE  -1  -1 
     11         SH<7>    -   1    1 FALSE FALSE  -1  -1 
     12         SH<8>    -   1    1 FALSE FALSE  -1  -1 
     13         SH<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(3)
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(3)
      -     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
      -     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      -  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(3)
     15     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(3)
      7     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
     10     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      1  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     14 SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     16 SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      3  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      4  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      5  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     11  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     12  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     13  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2            A1    -   1    1 FALSE FALSE  -1  -1 
     15            A2    -   1    1 FALSE FALSE  -1  -1 
      7            B1    -   1    1 FALSE FALSE  -1  -1 
     10            B2    -   1    1 FALSE FALSE  -1  -1 
      1         SH<0>    -   1    1 FALSE FALSE  -1  -1 
     14        SH<10>    -   1    1 FALSE FALSE  -1  -1 
     16        SH<11>    -   1    1 FALSE FALSE  -1  -1 
      3         SH<1>    -   1    1 FALSE FALSE  -1  -1 
      4         SH<2>    -   1    1 FALSE FALSE  -1  -1 
      5         SH<3>    -   1    1 FALSE FALSE  -1  -1 
      6         SH<4>    -   1    1 FALSE FALSE  -1  -1 
      8         SH<5>    -   1    1 FALSE FALSE  -1  -1 
      9         SH<6>    -   1    1 FALSE FALSE  -1  -1 
     11         SH<7>    -   1    1 FALSE FALSE  -1  -1 
     12         SH<8>    -   1    1 FALSE FALSE  -1  -1 
     13         SH<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(2)
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(2)
      -     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
      -     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      -  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(2)
     15     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(2)
      7     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
     10     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      1  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     14 SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     16 SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      3  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      4  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      5  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     11  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     12  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     13  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2            A1    -   1    1 FALSE FALSE  -1  -1 
     15            A2    -   1    1 FALSE FALSE  -1  -1 
      7            B1    -   1    1 FALSE FALSE  -1  -1 
     10            B2    -   1    1 FALSE FALSE  -1  -1 
      1         SH<0>    -   1    1 FALSE FALSE  -1  -1 
     14        SH<10>    -   1    1 FALSE FALSE  -1  -1 
     16        SH<11>    -   1    1 FALSE FALSE  -1  -1 
      3         SH<1>    -   1    1 FALSE FALSE  -1  -1 
      4         SH<2>    -   1    1 FALSE FALSE  -1  -1 
      5         SH<3>    -   1    1 FALSE FALSE  -1  -1 
      6         SH<4>    -   1    1 FALSE FALSE  -1  -1 
      8         SH<5>    -   1    1 FALSE FALSE  -1  -1 
      9         SH<6>    -   1    1 FALSE FALSE  -1  -1 
     11         SH<7>    -   1    1 FALSE FALSE  -1  -1 
     12         SH<8>    -   1    1 FALSE FALSE  -1  -1 
     13         SH<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(1)
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(1)
      -     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
      -     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      -  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(1)
     15     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(1)
      7     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
     10     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      1  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     14 SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     16 SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      3  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      4  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      5  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     11  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     12  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     13  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2            A1    -   1    1 FALSE FALSE  -1  -1 
     15            A2    -   1    1 FALSE FALSE  -1  -1 
      7            B1    -   1    1 FALSE FALSE  -1  -1 
     10            B2    -   1    1 FALSE FALSE  -1  -1 
      1         SH<0>    -   1    1 FALSE FALSE  -1  -1 
     14        SH<10>    -   1    1 FALSE FALSE  -1  -1 
     16        SH<11>    -   1    1 FALSE FALSE  -1  -1 
      3         SH<1>    -   1    1 FALSE FALSE  -1  -1 
      4         SH<2>    -   1    1 FALSE FALSE  -1  -1 
      5         SH<3>    -   1    1 FALSE FALSE  -1  -1 
      6         SH<4>    -   1    1 FALSE FALSE  -1  -1 
      8         SH<5>    -   1    1 FALSE FALSE  -1  -1 
      9         SH<6>    -   1    1 FALSE FALSE  -1  -1 
     11         SH<7>    -   1    1 FALSE FALSE  -1  -1 
     12         SH<8>    -   1    1 FALSE FALSE  -1  -1 
     13         SH<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(0)
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(0)
      -     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
      -     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      -  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      - SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I141@CNDISCRETE.DELAY_LINE_GL2L(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD(0)
     15     A2     A2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER_CFD*(0)
      7     B1     B1    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
     10     B2     B2    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      1  SH<0>  SH<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     14 SH<10> SH<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     16 SH<11> SH<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      3  SH<1>  SH<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      4  SH<2>  SH<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      5  SH<3>  SH<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      6  SH<4>  SH<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      8  SH<5>  SH<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      9  SH<6>  SH<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     11  SH<7>  SH<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     12  SH<8>  SH<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     13  SH<9>  SH<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
      3            AC    -   1    1 FALSE FALSE  -1  -1 
      2             C    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -     AC     AC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -      C      C    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      3     AC     AC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      2      C      C    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
      3            AC    -   1    1 FALSE FALSE  -1  -1 
      2             C    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -     AC     AC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -      C      C    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      3     AC     AC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      2      C      C    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
      3            AC    -   1    1 FALSE FALSE  -1  -1 
      2             C    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -     AC     AC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -      C      C    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      3     AC     AC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      2      C      C    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
      3            AC    -   1    1 FALSE FALSE  -1  -1 
      2             C    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -     AC     AC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -      C      C    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I120@CNDISCRETE.DIODE_DUAL_SERIES(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      3     AC     AC    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      2      C      C    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A2

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_B2

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I13@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I13@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I14_B
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I13@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I14_B
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I16@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I16@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I17_B
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I16@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I17_B
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I10@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I10@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I9_B
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I10@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I9_B
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I11@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I11@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I8_B
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I11@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I8_B
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I18@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I18@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I19_B
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I18@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I19_B
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I21@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I21@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I22_B
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I21@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I22_B
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I93@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(3)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(3)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(3)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(3)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(2)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(2)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(2)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(2)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(1)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(1)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(1)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(1)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(0)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I113@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(0)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(0)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I111@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(0)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I153@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I152@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I81@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I147@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(3)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(3)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(1)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(1)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(0)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I94@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(0)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
    C10         C<10>    -   1    1 FALSE FALSE  -1  -1 
    C11         C<11>    -   1    1 FALSE FALSE  -1  -1 
    C12         C<12>    -   1    1 FALSE FALSE  -1  -1 
    C13         C<13>    -   1    1 FALSE FALSE  -1  -1 
    C14         C<14>    -   1    1 FALSE FALSE  -1  -1 
    C15         C<15>    -   1    1 FALSE FALSE  -1  -1 
    C16         C<16>    -   1    1 FALSE FALSE  -1  -1 
    C17         C<17>    -   1    1 FALSE FALSE  -1  -1 
    C18         C<18>    -   1    1 FALSE FALSE  -1  -1 
    C19         C<19>    -   1    1 FALSE FALSE  -1  -1 
     C1          C<1>    -   1    1 FALSE FALSE  -1  -1 
    C20         C<20>    -   1    1 FALSE FALSE  -1  -1 
    C21         C<21>    -   1    1 FALSE FALSE  -1  -1 
    C22         C<22>    -   1    1 FALSE FALSE  -1  -1 
    C23         C<23>    -   1    1 FALSE FALSE  -1  -1 
    C24         C<24>    -   1    1 FALSE FALSE  -1  -1 
    C25         C<25>    -   1    1 FALSE FALSE  -1  -1 
    C26         C<26>    -   1    1 FALSE FALSE  -1  -1 
    C27         C<27>    -   1    1 FALSE FALSE  -1  -1 
    C28         C<28>    -   1    1 FALSE FALSE  -1  -1 
    C29         C<29>    -   1    1 FALSE FALSE  -1  -1 
     C2          C<2>    -   1    1 FALSE FALSE  -1  -1 
    C30         C<30>    -   1    1 FALSE FALSE  -1  -1 
    C31         C<31>    -   1    1 FALSE FALSE  -1  -1 
    C32         C<32>    -   1    1 FALSE FALSE  -1  -1 
    C33         C<33>    -   1    1 FALSE FALSE  -1  -1 
    C34         C<34>    -   1    1 FALSE FALSE  -1  -1 
    C35         C<35>    -   1    1 FALSE FALSE  -1  -1 
    C36         C<36>    -   1    1 FALSE FALSE  -1  -1 
    C37         C<37>    -   1    1 FALSE FALSE  -1  -1 
    C38         C<38>    -   1    1 FALSE FALSE  -1  -1 
    C39         C<39>    -   1    1 FALSE FALSE  -1  -1 
     C3          C<3>    -   1    1 FALSE FALSE  -1  -1 
    C40         C<40>    -   1    1 FALSE FALSE  -1  -1 
     C4          C<4>    -   1    1 FALSE FALSE  -1  -1 
     C5          C<5>    -   1    1 FALSE FALSE  -1  -1 
     C6          C<6>    -   1    1 FALSE FALSE  -1  -1 
     C7          C<7>    -   1    1 FALSE FALSE  -1  -1 
     C8          C<8>    -   1    1 FALSE FALSE  -1  -1 
     C9          C<9>    -   1    1 FALSE FALSE  -1  -1 
    D10         D<10>    -   1    1 FALSE FALSE  -1  -1 
    D11         D<11>    -   1    1 FALSE FALSE  -1  -1 
    D12         D<12>    -   1    1 FALSE FALSE  -1  -1 
    D13         D<13>    -   1    1 FALSE FALSE  -1  -1 
    D14         D<14>    -   1    1 FALSE FALSE  -1  -1 
    D15         D<15>    -   1    1 FALSE FALSE  -1  -1 
    D16         D<16>    -   1    1 FALSE FALSE  -1  -1 
    D17         D<17>    -   1    1 FALSE FALSE  -1  -1 
    D18         D<18>    -   1    1 FALSE FALSE  -1  -1 
    D19         D<19>    -   1    1 FALSE FALSE  -1  -1 
     D1          D<1>    -   1    1 FALSE FALSE  -1  -1 
    D20         D<20>    -   1    1 FALSE FALSE  -1  -1 
    D21         D<21>    -   1    1 FALSE FALSE  -1  -1 
    D22         D<22>    -   1    1 FALSE FALSE  -1  -1 
    D23         D<23>    -   1    1 FALSE FALSE  -1  -1 
    D24         D<24>    -   1    1 FALSE FALSE  -1  -1 
    D25         D<25>    -   1    1 FALSE FALSE  -1  -1 
    D26         D<26>    -   1    1 FALSE FALSE  -1  -1 
    D27         D<27>    -   1    1 FALSE FALSE  -1  -1 
    D28         D<28>    -   1    1 FALSE FALSE  -1  -1 
    D29         D<29>    -   1    1 FALSE FALSE  -1  -1 
     D2          D<2>    -   1    1 FALSE FALSE  -1  -1 
    D30         D<30>    -   1    1 FALSE FALSE  -1  -1 
    D31         D<31>    -   1    1 FALSE FALSE  -1  -1 
    D32         D<32>    -   1    1 FALSE FALSE  -1  -1 
    D33         D<33>    -   1    1 FALSE FALSE  -1  -1 
    D34         D<34>    -   1    1 FALSE FALSE  -1  -1 
    D35         D<35>    -   1    1 FALSE FALSE  -1  -1 
    D36         D<36>    -   1    1 FALSE FALSE  -1  -1 
    D37         D<37>    -   1    1 FALSE FALSE  -1  -1 
    D38         D<38>    -   1    1 FALSE FALSE  -1  -1 
    D39         D<39>    -   1    1 FALSE FALSE  -1  -1 
     D3          D<3>    -   1    1 FALSE FALSE  -1  -1 
    D40         D<40>    -   1    1 FALSE FALSE  -1  -1 
     D4          D<4>    -   1    1 FALSE FALSE  -1  -1 
     D5          D<5>    -   1    1 FALSE FALSE  -1  -1 
     D6          D<6>    -   1    1 FALSE FALSE  -1  -1 
     D7          D<7>    -   1    1 FALSE FALSE  -1  -1 
     D8          D<8>    -   1    1 FALSE FALSE  -1  -1 
     D9          D<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -  C<10>  C<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(6)
      -  C<11>  C<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(6)
      -  C<12>  C<12>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<13>  C<13>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<14>  C<14>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(10)
      -  C<15>  C<15>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(10)
      -  C<16>  C<16>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<17>  C<17>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<18>  C<18>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(14)
      -  C<19>  C<19>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(14)
      -   C<1>   C<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<20>  C<20>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<21>  C<21>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<22>  C<22>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(18)
      -  C<23>  C<23>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(18)
      -  C<24>  C<24>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<25>  C<25>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<26>  C<26>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(27)
      -  C<27>  C<27>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(27)
      -  C<28>  C<28>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<29>  C<29>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   C<2>   C<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_C2M
      -  C<30>  C<30>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SCL
      -  C<31>  C<31>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SDA
      -  C<32>  C<32>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<33>  C<33>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<34>  C<34>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GA0
      -  C<35>  C<35>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):P12V
      -  C<36>  C<36>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<37>  C<37>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):P12V
      -  C<38>  C<38>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  C<39>  C<39>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
      -   C<3>   C<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_C2M*
      -  C<40>  C<40>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   C<4>   C<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   C<5>   C<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   C<6>   C<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_M2C
      -   C<7>   C<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_M2C*
      -   C<8>   C<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   C<9>   C<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<10>  D<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<11>  D<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(5)
      -  D<12>  D<12>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(5)
      -  D<13>  D<13>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<14>  D<14>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(9)
      -  D<15>  D<15>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(9)
      -  D<16>  D<16>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<17>  D<17>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(13)
      -  D<18>  D<18>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(13)
      -  D<19>  D<19>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   D<1>   D<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_PWR_GOOD_FLASH_RST_B
      -  D<20>  D<20>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(17)
      -  D<21>  D<21>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(17)
      -  D<22>  D<22>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<23>  D<23>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(23)
      -  D<24>  D<24>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(23)
      -  D<25>  D<25>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<26>  D<26>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(26)
      -  D<27>  D<27>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(26)
      -  D<28>  D<28>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<29>  D<29>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TCK_BUF
      -   D<2>   D<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<30>  D<30>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FPGA_TDO
      -  D<31>  D<31>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TDO
      -  D<32>  D<32>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
      -  D<33>  D<33>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TMS_BUF
      -  D<34>  D<34>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):TRST_L
      -  D<35>  D<35>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GA1
      -  D<36>  D<36>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
      -  D<37>  D<37>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<38>  D<38>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
      -  D<39>  D<39>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   D<3>   D<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  D<40>  D<40>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
      -   D<4>   D<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GBTCLK0_M2C
      -   D<5>   D<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GBTCLK0_M2C*
      -   D<6>   D<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   D<7>   D<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   D<8>   D<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(1)
      -   D<9>   D<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(1)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I2@CNCONNECTOR.CON160P_40CDGH(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
    C10  C<10>  C<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(6)
    C11  C<11>  C<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(6)
    C12  C<12>  C<12>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C13  C<13>  C<13>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C14  C<14>  C<14>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(10)
    C15  C<15>  C<15>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(10)
    C16  C<16>  C<16>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C17  C<17>  C<17>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C18  C<18>  C<18>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(14)
    C19  C<19>  C<19>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(14)
     C1   C<1>   C<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C20  C<20>  C<20>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C21  C<21>  C<21>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C22  C<22>  C<22>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(18)
    C23  C<23>  C<23>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(18)
    C24  C<24>  C<24>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C25  C<25>  C<25>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C26  C<26>  C<26>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(27)
    C27  C<27>  C<27>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(27)
    C28  C<28>  C<28>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C29  C<29>  C<29>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     C2   C<2>   C<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_C2M
    C30  C<30>  C<30>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SCL
    C31  C<31>  C<31>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):SDA
    C32  C<32>  C<32>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C33  C<33>  C<33>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C34  C<34>  C<34>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GA0
    C35  C<35>  C<35>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):P12V
    C36  C<36>  C<36>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C37  C<37>  C<37>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):P12V
    C38  C<38>  C<38>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    C39  C<39>  C<39>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
     C3   C<3>   C<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_C2M*
    C40  C<40>  C<40>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     C4   C<4>   C<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     C5   C<5>   C<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     C6   C<6>   C<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_M2C
     C7   C<7>   C<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):DP0_M2C*
     C8   C<8>   C<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     C9   C<9>   C<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D10  D<10>  D<10>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D11  D<11>  D<11>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(5)
    D12  D<12>  D<12>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(5)
    D13  D<13>  D<13>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D14  D<14>  D<14>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(9)
    D15  D<15>  D<15>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(9)
    D16  D<16>  D<16>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D17  D<17>  D<17>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(13)
    D18  D<18>  D<18>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(13)
    D19  D<19>  D<19>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     D1   D<1>   D<1>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_PWR_GOOD_FLASH_RST_B
    D20  D<20>  D<20>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(17)
    D21  D<21>  D<21>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(17)
    D22  D<22>  D<22>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D23  D<23>  D<23>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(23)
    D24  D<24>  D<24>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(23)
    D25  D<25>  D<25>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D26  D<26>  D<26>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(26)
    D27  D<27>  D<27>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(26)
    D28  D<28>  D<28>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D29  D<29>  D<29>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TCK_BUF
     D2   D<2>   D<2>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D30  D<30>  D<30>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FPGA_TDO
    D31  D<31>  D<31>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TDO
    D32  D<32>  D<32>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
    D33  D<33>  D<33>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_TMS_BUF
    D34  D<34>  D<34>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):TRST_L
    D35  D<35>  D<35>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GA1
    D36  D<36>  D<36>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
    D37  D<37>  D<37>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D38  D<38>  D<38>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
    D39  D<39>  D<39>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     D3   D<3>   D<3>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    D40  D<40>  D<40>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
     D4   D<4>   D<4>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GBTCLK0_M2C
     D5   D<5>   D<5>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):GBTCLK0_M2C*
     D6   D<6>   D<6>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     D7   D<7>   D<7>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     D8   D<8>   D<8>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(1)
     D9   D<9>   D<9>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(1)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
    G10         G<10>    -   1    1 FALSE FALSE  -1  -1 
    G11         G<11>    -   1    1 FALSE FALSE  -1  -1 
    G12         G<12>    -   1    1 FALSE FALSE  -1  -1 
    G13         G<13>    -   1    1 FALSE FALSE  -1  -1 
    G14         G<14>    -   1    1 FALSE FALSE  -1  -1 
    G15         G<15>    -   1    1 FALSE FALSE  -1  -1 
    G16         G<16>    -   1    1 FALSE FALSE  -1  -1 
    G17         G<17>    -   1    1 FALSE FALSE  -1  -1 
    G18         G<18>    -   1    1 FALSE FALSE  -1  -1 
    G19         G<19>    -   1    1 FALSE FALSE  -1  -1 
     G1          G<1>    -   1    1 FALSE FALSE  -1  -1 
    G20         G<20>    -   1    1 FALSE FALSE  -1  -1 
    G21         G<21>    -   1    1 FALSE FALSE  -1  -1 
    G22         G<22>    -   1    1 FALSE FALSE  -1  -1 
    G23         G<23>    -   1    1 FALSE FALSE  -1  -1 
    G24         G<24>    -   1    1 FALSE FALSE  -1  -1 
    G25         G<25>    -   1    1 FALSE FALSE  -1  -1 
    G26         G<26>    -   1    1 FALSE FALSE  -1  -1 
    G27         G<27>    -   1    1 FALSE FALSE  -1  -1 
    G28         G<28>    -   1    1 FALSE FALSE  -1  -1 
    G29         G<29>    -   1    1 FALSE FALSE  -1  -1 
     G2          G<2>    -   1    1 FALSE FALSE  -1  -1 
    G30         G<30>    -   1    1 FALSE FALSE  -1  -1 
    G31         G<31>    -   1    1 FALSE FALSE  -1  -1 
    G32         G<32>    -   1    1 FALSE FALSE  -1  -1 
    G33         G<33>    -   1    1 FALSE FALSE  -1  -1 
    G34         G<34>    -   1    1 FALSE FALSE  -1  -1 
    G35         G<35>    -   1    1 FALSE FALSE  -1  -1 
    G36         G<36>    -   1    1 FALSE FALSE  -1  -1 
    G37         G<37>    -   1    1 FALSE FALSE  -1  -1 
    G38         G<38>    -   1    1 FALSE FALSE  -1  -1 
    G39         G<39>    -   1    1 FALSE FALSE  -1  -1 
     G3          G<3>    -   1    1 FALSE FALSE  -1  -1 
    G40         G<40>    -   1    1 FALSE FALSE  -1  -1 
     G4          G<4>    -   1    1 FALSE FALSE  -1  -1 
     G5          G<5>    -   1    1 FALSE FALSE  -1  -1 
     G6          G<6>    -   1    1 FALSE FALSE  -1  -1 
     G7          G<7>    -   1    1 FALSE FALSE  -1  -1 
     G8          G<8>    -   1    1 FALSE FALSE  -1  -1 
     G9          G<9>    -   1    1 FALSE FALSE  -1  -1 
    H10         H<10>    -   1    1 FALSE FALSE  -1  -1 
    H11         H<11>    -   1    1 FALSE FALSE  -1  -1 
    H12         H<12>    -   1    1 FALSE FALSE  -1  -1 
    H13         H<13>    -   1    1 FALSE FALSE  -1  -1 
    H14         H<14>    -   1    1 FALSE FALSE  -1  -1 
    H15         H<15>    -   1    1 FALSE FALSE  -1  -1 
    H16         H<16>    -   1    1 FALSE FALSE  -1  -1 
    H17         H<17>    -   1    1 FALSE FALSE  -1  -1 
    H18         H<18>    -   1    1 FALSE FALSE  -1  -1 
    H19         H<19>    -   1    1 FALSE FALSE  -1  -1 
     H1          H<1>    -   1    1 FALSE FALSE  -1  -1 
    H20         H<20>    -   1    1 FALSE FALSE  -1  -1 
    H21         H<21>    -   1    1 FALSE FALSE  -1  -1 
    H22         H<22>    -   1    1 FALSE FALSE  -1  -1 
    H23         H<23>    -   1    1 FALSE FALSE  -1  -1 
    H24         H<24>    -   1    1 FALSE FALSE  -1  -1 
    H25         H<25>    -   1    1 FALSE FALSE  -1  -1 
    H26         H<26>    -   1    1 FALSE FALSE  -1  -1 
    H27         H<27>    -   1    1 FALSE FALSE  -1  -1 
    H28         H<28>    -   1    1 FALSE FALSE  -1  -1 
    H29         H<29>    -   1    1 FALSE FALSE  -1  -1 
     H2          H<2>    -   1    1 FALSE FALSE  -1  -1 
    H30         H<30>    -   1    1 FALSE FALSE  -1  -1 
    H31         H<31>    -   1    1 FALSE FALSE  -1  -1 
    H32         H<32>    -   1    1 FALSE FALSE  -1  -1 
    H33         H<33>    -   1    1 FALSE FALSE  -1  -1 
    H34         H<34>    -   1    1 FALSE FALSE  -1  -1 
    H35         H<35>    -   1    1 FALSE FALSE  -1  -1 
    H36         H<36>    -   1    1 FALSE FALSE  -1  -1 
    H37         H<37>    -   1    1 FALSE FALSE  -1  -1 
    H38         H<38>    -   1    1 FALSE FALSE  -1  -1 
    H39         H<39>    -   1    1 FALSE FALSE  -1  -1 
     H3          H<3>    -   1    1 FALSE FALSE  -1  -1 
    H40         H<40>    -   1    1 FALSE FALSE  -1  -1 
     H4          H<4>    -   1    1 FALSE FALSE  -1  -1 
     H5          H<5>    -   1    1 FALSE FALSE  -1  -1 
     H6          H<6>    -   1    1 FALSE FALSE  -1  -1 
     H7          H<7>    -   1    1 FALSE FALSE  -1  -1 
     H8          H<8>    -   1    1 FALSE FALSE  -1  -1 
     H9          H<9>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -  G<10>  G<10>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(3)
      -  G<11>  G<11>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<12>  G<12>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(8)
      -  G<13>  G<13>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(8)
      -  G<14>  G<14>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<15>  G<15>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(12)
      -  G<16>  G<16>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(12)
      -  G<17>  G<17>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<18>  G<18>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(16)
      -  G<19>  G<19>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(16)
      -   G<1>   G<1>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<20>  G<20>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<21>  G<21>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(20)
      -  G<22>  G<22>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(20)
      -  G<23>  G<23>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<24>  G<24>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(22)
      -  G<25>  G<25>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(22)
      -  G<26>  G<26>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<27>  G<27>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(25)
      -  G<28>  G<28>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(25)
      -  G<29>  G<29>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   G<2>   G<2>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_CLK1_M2C
      -  G<30>  G<30>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(29)
      -  G<31>  G<31>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(29)
      -  G<32>  G<32>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<33>  G<33>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(31)
      -  G<34>  G<34>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(31)
      -  G<35>  G<35>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<36>  G<36>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(33)
      -  G<37>  G<37>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(33)
      -  G<38>  G<38>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  G<39>  G<39>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -   G<3>   G<3>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_CLK1_M2C*
      -  G<40>  G<40>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   G<4>   G<4>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   G<5>   G<5>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   G<6>   G<6>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(0)
      -   G<7>   G<7>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(0)
      -   G<8>   G<8>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   G<9>   G<9>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(3)
      -  H<10>  H<10>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(4)
      -  H<11>  H<11>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(4)
      -  H<12>  H<12>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<13>  H<13>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(7)
      -  H<14>  H<14>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(7)
      -  H<15>  H<15>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<16>  H<16>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(11)
      -  H<17>  H<17>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(11)
      -  H<18>  H<18>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<19>  H<19>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(15)
      -   H<1>   H<1>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):VREF_A_M2C
      -  H<20>  H<20>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(15)
      -  H<21>  H<21>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<22>  H<22>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(19)
      -  H<23>  H<23>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(19)
      -  H<24>  H<24>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<25>  H<25>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(21)
      -  H<26>  H<26>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(21)
      -  H<27>  H<27>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<28>  H<28>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(24)
      -  H<29>  H<29>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(24)
      -   H<2>   H<2>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_PRSNT_M2C_L
      -  H<30>  H<30>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<31>  H<31>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(28)
      -  H<32>  H<32>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(28)
      -  H<33>  H<33>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<34>  H<34>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(30)
      -  H<35>  H<35>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(30)
      -  H<36>  H<36>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<37>  H<37>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(32)
      -  H<38>  H<38>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(32)
      -  H<39>  H<39>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   H<3>   H<3>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  H<40>  H<40>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -   H<4>   H<4>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C_1
      -   H<5>   H<5>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C
      -   H<6>   H<6>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   H<7>   H<7>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(2)
      -   H<8>   H<8>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(2)
      -   H<9>   H<9>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):PAGE1_I1@CNCONNECTOR.CON160P_40CDGH(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
    G10  G<10>  G<10>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(3)
    G11  G<11>  G<11>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G12  G<12>  G<12>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(8)
    G13  G<13>  G<13>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(8)
    G14  G<14>  G<14>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G15  G<15>  G<15>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(12)
    G16  G<16>  G<16>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(12)
    G17  G<17>  G<17>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G18  G<18>  G<18>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(16)
    G19  G<19>  G<19>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(16)
     G1   G<1>   G<1>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G20  G<20>  G<20>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G21  G<21>  G<21>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(20)
    G22  G<22>  G<22>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(20)
    G23  G<23>  G<23>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G24  G<24>  G<24>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(22)
    G25  G<25>  G<25>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(22)
    G26  G<26>  G<26>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G27  G<27>  G<27>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(25)
    G28  G<28>  G<28>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(25)
    G29  G<29>  G<29>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     G2   G<2>   G<2>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_CLK1_M2C
    G30  G<30>  G<30>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(29)
    G31  G<31>  G<31>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(29)
    G32  G<32>  G<32>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G33  G<33>  G<33>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(31)
    G34  G<34>  G<34>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(31)
    G35  G<35>  G<35>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G36  G<36>  G<36>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(33)
    G37  G<37>  G<37>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(33)
    G38  G<38>  G<38>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    G39  G<39>  G<39>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     G3   G<3>   G<3>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_CLK1_M2C*
    G40  G<40>  G<40>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     G4   G<4>   G<4>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     G5   G<5>   G<5>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     G6   G<6>   G<6>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(0)
     G7   G<7>   G<7>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(0)
     G8   G<8>   G<8>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     G9   G<9>   G<9>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(3)
    H10  H<10>  H<10>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(4)
    H11  H<11>  H<11>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(4)
    H12  H<12>  H<12>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H13  H<13>  H<13>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(7)
    H14  H<14>  H<14>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(7)
    H15  H<15>  H<15>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H16  H<16>  H<16>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(11)
    H17  H<17>  H<17>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(11)
    H18  H<18>  H<18>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H19  H<19>  H<19>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(15)
     H1   H<1>   H<1>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):VREF_A_M2C
    H20  H<20>  H<20>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(15)
    H21  H<21>  H<21>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H22  H<22>  H<22>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(19)
    H23  H<23>  H<23>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(19)
    H24  H<24>  H<24>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H25  H<25>  H<25>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(21)
    H26  H<26>  H<26>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(21)
    H27  H<27>  H<27>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H28  H<28>  H<28>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(24)
    H29  H<29>  H<29>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(24)
     H2   H<2>   H<2>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_PRSNT_M2C_L
    H30  H<30>  H<30>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H31  H<31>  H<31>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(28)
    H32  H<32>  H<32>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(28)
    H33  H<33>  H<33>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H34  H<34>  H<34>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(30)
    H35  H<35>  H<35>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(30)
    H36  H<36>  H<36>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H37  H<37>  H<37>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(32)
    H38  H<38>  H<38>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(32)
    H39  H<39>  H<39>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     H3   H<3>   H<3>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
    H40  H<40>  H<40>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     H4   H<4>   H<4>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C_1
     H5   H<5>   H<5>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_1_PC036AFMCLPCCONNECTOR_I2_FMCCLK0M2C
     H6   H<6>   H<6>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     H7   H<7>   H<7>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA(2)
     H8   H<8>   H<8>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE1_I2@FMC_TLU_V1_LIB.PC036A_FMC_LPC_CONNECTOR(SCH_1):FMC_LA*(2)
     H9   H<9>   H<9>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I44@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I47@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I39@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I17@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I17@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI2
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I17_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I17@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI2
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I17_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I9@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I9@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI1
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I9_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I9@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI1
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I9_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I8@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I8@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI1
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I8_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I8@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI1
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I8_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I19@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I19@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):FRAME
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I19_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I19@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):FRAME
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I19_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I22@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I22@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):FRAME
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I22_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I22@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):FRAME
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I22_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I150@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I151@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I123@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I40@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I43@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I41@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I14@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I14@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI2
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I14_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE4_I14@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_HDMI2
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):UNNAMED_4_CAPCERSMDCL2_I14_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I66@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I66@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I66@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I53@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I53@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I53@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I78@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I51@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I51@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I51@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I52@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I52@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I52@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I50@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I50@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I50@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P3V3

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7        VCC<0>    -   1    0 FALSE FALSE  -1  -1 
     14        VCC<1>    -   1    0 FALSE FALSE  -1  -1 
      3        VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 
     18        VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 
      6        VEE<0>    -   1    0 FALSE FALSE  -1  -1 
     15        VEE<1>    -   1    0 FALSE FALSE  -1  -1 
      8        HYS<0>    -   1    1 FALSE FALSE  -1  -1 
     10        IN+<0>    -   1    1 FALSE FALSE  -1  -1 
      9        IN-<0>    -   1    1 FALSE FALSE  -1  -1 
      5        LE*<0>    -   1    1 FALSE FALSE  -1  -1 
      4         LE<0>    -   1    1 FALSE FALSE  -1  -1 
      2         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
      1          Q<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - VCC<0> VCC<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCC<1> VCC<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCCO_<0> VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VCCO_<1> VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VEE<0> VEE<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - VEE<1> VEE<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - HYS<0> HYS<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
      - IN+<0> IN+<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
      - IN-<0> IN-<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      - LE*<0> LE*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -  LE<0>  LE<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  Q*<0>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      -   Q<0>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7 VCC<0> VCC<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     14 VCC<1> VCC<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      3 VCCO_<0> VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     18 VCCO_<1> VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      6 VEE<0> VEE<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     15 VEE<1> VEE<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      8 HYS<0> HYS<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
     10 IN+<0> IN+<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
      9 IN-<0> IN-<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      5 LE*<0> LE*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      4  LE<0>  LE<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2  Q*<0>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      1   Q<0>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7        VCC<0>    -   1    0 FALSE FALSE  -1  -1 
     14        VCC<1>    -   1    0 FALSE FALSE  -1  -1 
      3        VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 
     18        VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 
      6        VEE<0>    -   1    0 FALSE FALSE  -1  -1 
     15        VEE<1>    -   1    0 FALSE FALSE  -1  -1 
      8        HYS<0>    -   1    1 FALSE FALSE  -1  -1 
     10        IN+<0>    -   1    1 FALSE FALSE  -1  -1 
      9        IN-<0>    -   1    1 FALSE FALSE  -1  -1 
      5        LE*<0>    -   1    1 FALSE FALSE  -1  -1 
      4         LE<0>    -   1    1 FALSE FALSE  -1  -1 
      2         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
      1          Q<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - VCC<0> VCC<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCC<1> VCC<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCCO_<0> VCCO_<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VCCO_<1> VCCO_<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VEE<0> VEE<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - VEE<1> VEE<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - HYS<0> HYS<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
      - IN+<0> IN+<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
      - IN-<0> IN-<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      - LE*<0> LE*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -  LE<0>  LE<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  Q*<0>  Q*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(3)
      -   Q<0>   Q<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(3)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7 VCC<0> VCC<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     14 VCC<1> VCC<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      3 VCCO_<0> VCCO_<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     18 VCCO_<1> VCCO_<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      6 VEE<0> VEE<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     15 VEE<1> VEE<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     13 HYS<0> HYS<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
     11 IN+<0> IN+<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
     12 IN-<0> IN-<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
     16 LE*<0> LE*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     17  LE<0>  LE<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     19  Q*<0>  Q*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(3)
     20   Q<0>   Q<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(3)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7        VCC<0>    -   1    0 FALSE FALSE  -1  -1 
     14        VCC<1>    -   1    0 FALSE FALSE  -1  -1 
      3        VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 
     18        VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 
      6        VEE<0>    -   1    0 FALSE FALSE  -1  -1 
     15        VEE<1>    -   1    0 FALSE FALSE  -1  -1 
      8        HYS<0>    -   1    1 FALSE FALSE  -1  -1 
     10        IN+<0>    -   1    1 FALSE FALSE  -1  -1 
      9        IN-<0>    -   1    1 FALSE FALSE  -1  -1 
      5        LE*<0>    -   1    1 FALSE FALSE  -1  -1 
      4         LE<0>    -   1    1 FALSE FALSE  -1  -1 
      2         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
      1          Q<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - VCC<0> VCC<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCC<1> VCC<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCCO_<0> VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VCCO_<1> VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VEE<0> VEE<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - VEE<1> VEE<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - HYS<0> HYS<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
      - IN+<0> IN+<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
      - IN-<0> IN-<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      - LE*<0> LE*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -  LE<0>  LE<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  Q*<0>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      -   Q<0>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7 VCC<0> VCC<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     14 VCC<1> VCC<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      3 VCCO_<0> VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     18 VCCO_<1> VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      6 VEE<0> VEE<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     15 VEE<1> VEE<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      8 HYS<0> HYS<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
     10 IN+<0> IN+<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
      9 IN-<0> IN-<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      5 LE*<0> LE*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      4  LE<0>  LE<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2  Q*<0>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      1   Q<0>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7        VCC<0>    -   1    0 FALSE FALSE  -1  -1 
     14        VCC<1>    -   1    0 FALSE FALSE  -1  -1 
      3        VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 
     18        VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 
      6        VEE<0>    -   1    0 FALSE FALSE  -1  -1 
     15        VEE<1>    -   1    0 FALSE FALSE  -1  -1 
      8        HYS<0>    -   1    1 FALSE FALSE  -1  -1 
     10        IN+<0>    -   1    1 FALSE FALSE  -1  -1 
      9        IN-<0>    -   1    1 FALSE FALSE  -1  -1 
      5        LE*<0>    -   1    1 FALSE FALSE  -1  -1 
      4         LE<0>    -   1    1 FALSE FALSE  -1  -1 
      2         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
      1          Q<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - VCC<0> VCC<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCC<1> VCC<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCCO_<0> VCCO_<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VCCO_<1> VCCO_<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VEE<0> VEE<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - VEE<1> VEE<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - HYS<0> HYS<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
      - IN+<0> IN+<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
      - IN-<0> IN-<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      - LE*<0> LE*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -  LE<0>  LE<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  Q*<0>  Q*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(2)
      -   Q<0>   Q<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(2)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7 VCC<0> VCC<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     14 VCC<1> VCC<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      3 VCCO_<0> VCCO_<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     18 VCCO_<1> VCCO_<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      6 VEE<0> VEE<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     15 VEE<1> VEE<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     13 HYS<0> HYS<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
     11 IN+<0> IN+<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
     12 IN-<0> IN-<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
     16 LE*<0> LE*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     17  LE<0>  LE<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     19  Q*<0>  Q*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(2)
     20   Q<0>   Q<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(2)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7        VCC<0>    -   1    0 FALSE FALSE  -1  -1 
     14        VCC<1>    -   1    0 FALSE FALSE  -1  -1 
      3        VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 
     18        VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 
      6        VEE<0>    -   1    0 FALSE FALSE  -1  -1 
     15        VEE<1>    -   1    0 FALSE FALSE  -1  -1 
      8        HYS<0>    -   1    1 FALSE FALSE  -1  -1 
     10        IN+<0>    -   1    1 FALSE FALSE  -1  -1 
      9        IN-<0>    -   1    1 FALSE FALSE  -1  -1 
      5        LE*<0>    -   1    1 FALSE FALSE  -1  -1 
      4         LE<0>    -   1    1 FALSE FALSE  -1  -1 
      2         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
      1          Q<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - VCC<0> VCC<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCC<1> VCC<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCCO_<0> VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VCCO_<1> VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VEE<0> VEE<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - VEE<1> VEE<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - HYS<0> HYS<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
      - IN+<0> IN+<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
      - IN-<0> IN-<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      - LE*<0> LE*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -  LE<0>  LE<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  Q*<0>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      -   Q<0>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7 VCC<0> VCC<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     14 VCC<1> VCC<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      3 VCCO_<0> VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     18 VCCO_<1> VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      6 VEE<0> VEE<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     15 VEE<1> VEE<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      8 HYS<0> HYS<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
     10 IN+<0> IN+<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
      9 IN-<0> IN-<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      5 LE*<0> LE*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      4  LE<0>  LE<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2  Q*<0>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      1   Q<0>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7        VCC<0>    -   1    0 FALSE FALSE  -1  -1 
     14        VCC<1>    -   1    0 FALSE FALSE  -1  -1 
      3        VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 
     18        VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 
      6        VEE<0>    -   1    0 FALSE FALSE  -1  -1 
     15        VEE<1>    -   1    0 FALSE FALSE  -1  -1 
      8        HYS<0>    -   1    1 FALSE FALSE  -1  -1 
     10        IN+<0>    -   1    1 FALSE FALSE  -1  -1 
      9        IN-<0>    -   1    1 FALSE FALSE  -1  -1 
      5        LE*<0>    -   1    1 FALSE FALSE  -1  -1 
      4         LE<0>    -   1    1 FALSE FALSE  -1  -1 
      2         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
      1          Q<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - VCC<0> VCC<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCC<1> VCC<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCCO_<0> VCCO_<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VCCO_<1> VCCO_<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VEE<0> VEE<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - VEE<1> VEE<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - HYS<0> HYS<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
      - IN+<0> IN+<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
      - IN-<0> IN-<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      - LE*<0> LE*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -  LE<0>  LE<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  Q*<0>  Q*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(1)
      -   Q<0>   Q<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(1)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7 VCC<0> VCC<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     14 VCC<1> VCC<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      3 VCCO_<0> VCCO_<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     18 VCCO_<1> VCCO_<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      6 VEE<0> VEE<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     15 VEE<1> VEE<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     13 HYS<0> HYS<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
     11 IN+<0> IN+<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
     12 IN-<0> IN-<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
     16 LE*<0> LE*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     17  LE<0>  LE<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     19  Q*<0>  Q*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(1)
     20   Q<0>   Q<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(1)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7        VCC<0>    -   1    0 FALSE FALSE  -1  -1 
     14        VCC<1>    -   1    0 FALSE FALSE  -1  -1 
      3        VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 
     18        VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 
      6        VEE<0>    -   1    0 FALSE FALSE  -1  -1 
     15        VEE<1>    -   1    0 FALSE FALSE  -1  -1 
      8        HYS<0>    -   1    1 FALSE FALSE  -1  -1 
     10        IN+<0>    -   1    1 FALSE FALSE  -1  -1 
      9        IN-<0>    -   1    1 FALSE FALSE  -1  -1 
      5        LE*<0>    -   1    1 FALSE FALSE  -1  -1 
      4         LE<0>    -   1    1 FALSE FALSE  -1  -1 
      2         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
      1          Q<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - VCC<0> VCC<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCC<1> VCC<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCCO_<0> VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VCCO_<1> VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VEE<0> VEE<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - VEE<1> VEE<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - HYS<0> HYS<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
      - IN+<0> IN+<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
      - IN-<0> IN-<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      - LE*<0> LE*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -  LE<0>  LE<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  Q*<0>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      -   Q<0>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I1@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7 VCC<0> VCC<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     14 VCC<1> VCC<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      3 VCCO_<0> VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     18 VCCO_<1> VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      6 VEE<0> VEE<0>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     15 VEE<1> VEE<1>    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      8 HYS<0> HYS<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_HYS
     10 IN+<0> IN+<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
      9 IN-<0> IN-<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN_1
      5 LE*<0> LE*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      4  LE<0>  LE<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2  Q*<0>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q
      1   Q<0>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_Q_1

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7        VCC<0>    -   1    0 FALSE FALSE  -1  -1 
     14        VCC<1>    -   1    0 FALSE FALSE  -1  -1 
      3        VCCO_<0>    -   1    0 FALSE FALSE  -1  -1 
     18        VCCO_<1>    -   1    0 FALSE FALSE  -1  -1 
      6        VEE<0>    -   1    0 FALSE FALSE  -1  -1 
     15        VEE<1>    -   1    0 FALSE FALSE  -1  -1 
      8        HYS<0>    -   1    1 FALSE FALSE  -1  -1 
     10        IN+<0>    -   1    1 FALSE FALSE  -1  -1 
      9        IN-<0>    -   1    1 FALSE FALSE  -1  -1 
      5        LE*<0>    -   1    1 FALSE FALSE  -1  -1 
      4         LE<0>    -   1    1 FALSE FALSE  -1  -1 
      2         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
      1          Q<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - VCC<0> VCC<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCC<1> VCC<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      - VCCO_<0> VCCO_<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VCCO_<1> VCCO_<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      - VEE<0> VEE<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - VEE<1> VEE<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - HYS<0> HYS<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
      - IN+<0> IN+<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
      - IN-<0> IN-<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
      - LE*<0> LE*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      -  LE<0>  LE<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -  Q*<0>  Q*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(0)
      -   Q<0>   Q<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(0)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I71@CNLINEAR.MAX9601(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      7 VCC<0> VCC<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     14 VCC<1> VCC<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      3 VCCO_<0> VCCO_<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     18 VCCO_<1> VCCO_<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
      6 VEE<0> VEE<0>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     15 VEE<1> VEE<1>    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     13 HYS<0> HYS<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
     11 IN+<0> IN+<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
     12 IN-<0> IN-<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_DELAYLINEGL2L_I140_A1
     16 LE*<0> LE*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P2V5
     17  LE<0>  LE<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
     19  Q*<0>  Q*<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER*(0)
     20   Q<0>   Q<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):BEAM_TRIGGER(0)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4            V+    -   1    0 FALSE FALSE  -1  -1 
     11            V-    -   1    0 FALSE FALSE  -1  -1 
      2        MIN<0>    -   1    1 FALSE FALSE  -1  -1 
      1        OUT<0>    -   1    1 FALSE FALSE  -1  -1 
      3        PIN<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     V+     V+    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      -     V-     V-    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - MIN<0> MIN<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      - OUT<0> OUT<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)
      - PIN<0> PIN<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTA
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4     V+     V+    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     11     V-     V-    -   1    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      2 MIN<0> MIN<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      1 OUT<0> OUT<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)
      3 PIN<0> PIN<0>    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTA

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4            V+    -   1    0 FALSE FALSE  -1  -1 
     11            V-    -   1    0 FALSE FALSE  -1  -1 
      2        MIN<0>    -   1    1 FALSE FALSE  -1  -1 
      1        OUT<0>    -   1    1 FALSE FALSE  -1  -1 
      3        PIN<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     V+     V+    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      -     V-     V-    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - MIN<0> MIN<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      - OUT<0> OUT<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)
      - PIN<0> PIN<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTD
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4     V+     V+    -   3    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     11     V-     V-    -   3    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      9 MIN<0> MIN<0>    -   3    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      8 OUT<0> OUT<0>    -   3    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)
     10 PIN<0> PIN<0>    -   3    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTD

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4            V+    -   1    0 FALSE FALSE  -1  -1 
     11            V-    -   1    0 FALSE FALSE  -1  -1 
      2        MIN<0>    -   1    1 FALSE FALSE  -1  -1 
      1        OUT<0>    -   1    1 FALSE FALSE  -1  -1 
      3        PIN<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     V+     V+    -   3    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      -     V-     V-    -   3    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - MIN<0> MIN<0>    -   3    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      - OUT<0> OUT<0>    -   3    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)
      - PIN<0> PIN<0>    -   3    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTC
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4     V+     V+    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     11     V-     V-    -   2    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      6 MIN<0> MIN<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      7 OUT<0> OUT<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)
      5 PIN<0> PIN<0>    -   2    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTC

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4            V+    -   1    0 FALSE FALSE  -1  -1 
     11            V-    -   1    0 FALSE FALSE  -1  -1 
      2        MIN<0>    -   1    1 FALSE FALSE  -1  -1 
      1        OUT<0>    -   1    1 FALSE FALSE  -1  -1 
      3        PIN<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     V+     V+    -   4    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
      -     V-     V-    -   4    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
      - MIN<0> MIN<0>    -   4    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      - OUT<0> OUT<0>    -   4    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)
      - PIN<0> PIN<0>    -   4    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTB
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4     V+     V+    -   4    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):P5V
     11     V-     V-    -   4    0 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):M5V
     13 MIN<0> MIN<0>    -   4    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
     14 OUT<0> OUT<0>    -   4    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)
     12 PIN<0> PIN<0>    -   4    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):UNNAMED_1_AD5665R_I63_VOUTB

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I31@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I31@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(3)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I31@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(3)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I32@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I32@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(2)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I32@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(2)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I33@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I33@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(1)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I33@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(1)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I34@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I34@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(0)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I34@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):IN(0)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I79@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_CAPCERSMDCL2_I78_B

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I92@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I1_IN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(2)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I29@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(0)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(3)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I24@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):VREF
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):PAGE1_I23@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I32@FMC_TLU_V1_LIB.PC023A_VTHRESH_BUFFER(SCH_1):UNNAMED_1_OPA4277_I22_MIN
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):VTHRESH(1)

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I35@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I36@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I37@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS

chipsPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
fdbkPinArray for @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):PAGE1_I73@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):GND_SIGNAL
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I38@FMC_TLU_V1_LIB.FMC_TLU_CFD(SCH_1):UNNAMED_1_MAX9601_I71_HYS
Elapsed time since start = (00:00:02)

 *******************************
 *  End feedback.  (00:00:00)  *
 *******************************


 ****************************************
 *  Starting to assign physical parts.  *
 ****************************************

Elapsed time since start = (00:00:02)

 ***********************************************
 *  End assigning physical parts.  (00:00:00)  *
 ***********************************************

11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
 ***************
 *  Packaging  *
 ***************

Elapsed time since start = (00:00:02)

 *******************************
 *  End packaging  (00:00:00)  *
 *******************************

11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111DDB_INFO: State file for design FMC_TLU_TOPLEVEL successfully written.
DDB_INFO: Pst files for design FMC_TLU_TOPLEVEL successfully written.
system time  0
user time    1
