server netscape enterprise date wed nov gmt content type text html homework ece cs introduction computer architecture fall kewal k saluja section problem set date september thursday due date october thursday note optional problems required submitted points answer questions pages chapter text points answer question page chapter text optional answer question page chapter text need read material page text answer question points bit machine using two address format three types instructions follows machine contains registers imm value field type instructions bits opcode field variable length computer instructions type instructions type maximum number type instructions computer explain answer points compute worst case delay bit adder uses one large carry look ahead cla unit words cla unit pairs inputs assume gates used realization cla unit four fewer inputs every gate delay one unit points design bit adder using carry look ahead method gate types following list components available gen lib use little hardware possible without unduly increasing delay determine cost worst case delay adder complete design using mentor graphic tools simulate design please see note simulation save design need successive homeworks final project submit following total number pages submitted problem exceed one page design chose page submit judiciously conveys information complexity novelty design chose inputs worst case path design exercised choose second set inputs represent typical inputs list inputs simulate inputs submit trace outputs appropriate comments compare worst case delay computed simulated value points design bit program counter register pcr following three operations performed three operations pcr controlled control lines pcr forms part alu operations shown table assume datain bit input bus addition operation must carried using adder designed previous problem complete design using mentor graphic tools simulate design submit following pages problem one page design chose page submit judiciously conveys information complexity novelty design simulate design three values control signals chose typical contents pcr submit values trace outputs note need use quicksim timing mode designs need add delays every component use default delay values gen lib components rise time fall time design far may seen values appear component method change values change text value thus specify values every component used way say gate delay means rise fall time delays see impact delays looking trace window simulate circuit using quicksim timing mode course account ece sat sep cdt