{"version":"1.1.0","info":[["/home/gaurav/Out_Of_Order_Posit_Core/includes/defines.sv",[[[[[["general_defines",[[0,0],[0,24]],[[0,8],[0,23]],[],["package"]],[38,10]],[[["INT_DATA_W",[[2,4],[2,30]],[[2,14],[2,24]],["general_defines"],["parameter"]],["POSIT_DATA_W",[[3,4],[3,31]],[[3,14],[3,26]],["general_defines"],["parameter"]],["ROB_LENGTH",[[4,4],[4,30]],[[4,14],[4,24]],["general_defines"],["parameter"]],["IQ_LENGTH",[[5,4],[5,28]],[[5,14],[5,23]],["general_defines"],["parameter"]],["BYPASS_LENGTH",[[6,4],[6,32]],[[6,14],[6,27]],["general_defines"],["parameter"]],["PHYS_REG_LENGTH",[[7,4],[7,35]],[[7,14],[7,29]],["general_defines"],["parameter"]],["ARCH_REG_LENGTH",[[8,4],[8,35]],[[8,14],[8,29]],["general_defines"],["parameter"]],["INSTR_MEM_LENGTH",[[9,4],[9,37]],[[9,14],[9,30]],["general_defines"],["parameter"]],["DATA_MEM_LENGTH",[[10,4],[10,36]],[[10,14],[10,29]],["general_defines"],["parameter"]],["FETCH_BUFFER_LENGTH",[[11,4],[11,38]],[[11,14],[11,33]],["general_defines"],["parameter"]],["ROB_IDX_W",[[14,4],[14,69]],[[14,15],[14,24]],["general_defines"],["localparam"]],["IQ_IDX_W",[[15,4],[15,66]],[[15,15],[15,23]],["general_defines"],["localparam"]],["BYPASS_IDX_W",[[16,4],[16,78]],[[16,15],[16,27]],["general_defines"],["localparam"]],["PHYS_REG_IDX_W",[[17,4],[17,84]],[[17,15],[17,29]],["general_defines"],["localparam"]],["ARCH_REG_IDX_W",[[18,4],[18,84]],[[18,15],[18,29]],["general_defines"],["localparam"]],["INSTR_MEM_IDX_W",[[19,4],[19,87]],[[19,15],[19,30]],["general_defines"],["localparam"]],["DATA_MEM_IDX_W",[[20,4],[20,84]],[[20,15],[20,29]],["general_defines"],["localparam"]],["FETCH_BUFFER_IDX_W",[[21,4],[21,96]],[[21,15],[21,33]],["general_defines"],["localparam"]],["rob_entry_t",[[24,4],[36,18]],[[36,6],[36,17]],["general_defines"],["typedef","#AnonymousStructUnion0"]]],[],[[[["#AnonymousStructUnion0",[[24,12],[36,5]],[[24,12],[24,18]],["general_defines"],["struct"]],[36,4]],[[["valid",[[25,8],[25,19]],[[25,14],[25,19]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["pc",[[26,8],[26,38]],[[26,36],[26,38]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["logical_rd",[[27,8],[27,45]],[[27,35],[27,45]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["phys_rd",[[28,8],[28,42]],[[28,35],[28,42]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["result",[[29,8],[29,37]],[[29,31],[29,37]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["done",[[30,8],[30,18]],[[30,14],[30,18]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["is_store",[[31,8],[31,22]],[[31,14],[31,22]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["is_load",[[32,8],[32,21]],[[32,14],[32,21]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["opcode",[[33,8],[33,26]],[[33,20],[33,26]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["funct3",[[34,8],[34,26]],[[34,20],[34,26]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]],["funct7",[[35,8],[35,26]],[[35,20],[35,26]],["general_defines","#AnonymousStructUnion0"],["struct_union_member"]]]]]]]]]],[],0]],["/home/gaurav/Out_Of_Order_Posit_Core/original_code/core_tb.sv",[[[[[["boom_core_tb",[[0,0],[0,22]],[[0,7],[0,19]],[],["module"]],[146,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["boom_core_tb"],["variable","logic"]],["reset",[[3,4],[3,15]],[[3,10],[3,15]],["boom_core_tb"],["variable","logic"]],["imem_addr",[[6,4],[6,26]],[[6,17],[6,26]],["boom_core_tb"],["variable","logic"]],["imem_data",[[7,4],[7,26]],[[7,17],[7,26]],["boom_core_tb"],["variable","logic"]],["imem_req",[[8,4],[8,25]],[[8,17],[8,25]],["boom_core_tb"],["variable","logic"]],["imem_ready",[[9,4],[9,27]],[[9,17],[9,27]],["boom_core_tb"],["variable","logic"]],["dmem_addr",[[12,4],[12,26]],[[12,17],[12,26]],["boom_core_tb"],["variable","logic"]],["dmem_wdata",[[13,4],[13,27]],[[13,17],[13,27]],["boom_core_tb"],["variable","logic"]],["dmem_rdata",[[14,4],[14,27]],[[14,17],[14,27]],["boom_core_tb"],["variable","logic"]],["dmem_req",[[15,4],[15,25]],[[15,17],[15,25]],["boom_core_tb"],["variable","logic"]],["dmem_ready",[[16,4],[16,27]],[[16,17],[16,27]],["boom_core_tb"],["variable","logic"]],["dmem_we",[[17,4],[17,24]],[[17,17],[17,24]],["boom_core_tb"],["variable","logic"]],["core",[[20,4],[34,5]],[[20,14],[20,18]],["boom_core_tb"],["instance","boom_core"]],["inst_mem",[[43,4],[43,33]],[[43,17],[43,25]],["boom_core_tb"],["variable","logic"]],["data_mem",[[61,4],[61,33]],[[61,17],[61,25]],["boom_core_tb"],["variable","logic"]],["startup_done",[[98,4],[98,22]],[[98,10],[98,22]],["boom_core_tb"],["variable","logic"]]]]]]],null,0]],["/home/gaurav/Out_Of_Order_Posit_Core/original_code/core_v2.sv",[[[[[["boom_core",[[31,0],[55,2]],[[31,7],[31,16]],[],["module"]],[870,8]],[[["DATA_WIDTH",[[32,4],[32,29]],[[32,14],[32,24]],["boom_core"],["parameter-port","parameter"]],["ADDR_WIDTH",[[33,4],[33,29]],[[33,14],[33,24]],["boom_core"],["parameter-port","parameter"]],["ROB_ENTRIES",[[34,4],[34,30]],[[34,14],[34,25]],["boom_core"],["parameter-port","parameter"]],["IQ_ENTRIES",[[35,4],[35,28]],[[35,14],[35,24]],["boom_core"],["parameter-port","parameter"]],["PHYS_REG_COUNT",[[36,4],[36,33]],[[36,14],[36,28]],["boom_core"],["parameter-port","parameter"]],["ARCH_REG_COUNT",[[37,4],[37,33]],[[37,14],[37,28]],["boom_core"],["parameter-port","parameter"]],["clk",[[39,4],[39,19]],[[39,16],[39,19]],["boom_core"],["port","logic"]],["reset",[[40,4],[40,21]],[[40,16],[40,21]],["boom_core"],["port","logic"]],["imem_addr",[[43,4],[43,43]],[[43,34],[43,43]],["boom_core"],["port","logic"]],["imem_data",[[44,4],[44,42]],[[44,33],[44,42]],["boom_core"],["port","logic"]],["imem_req",[[45,4],[45,25]],[[45,17],[45,25]],["boom_core"],["port","logic"]],["imem_ready",[[46,4],[46,26]],[[46,16],[46,26]],["boom_core"],["port","logic"]],["dmem_addr",[[49,4],[49,43]],[[49,34],[49,43]],["boom_core"],["port","logic"]],["dmem_wdata",[[50,4],[50,44]],[[50,34],[50,44]],["boom_core"],["port","logic"]],["dmem_rdata",[[51,4],[51,43]],[[51,33],[51,43]],["boom_core"],["port","logic"]],["dmem_we",[[52,4],[52,24]],[[52,17],[52,24]],["boom_core"],["port","logic"]],["dmem_req",[[53,4],[53,25]],[[53,17],[53,25]],["boom_core"],["port","logic"]],["dmem_ready",[[54,4],[54,26]],[[54,16],[54,26]],["boom_core"],["port","logic"]],["rob_entry_t",[[58,4],[70,18]],[[70,6],[70,17]],["boom_core"],["typedef","#AnonymousStructUnion1"]],["iq_entry_t",[[73,4],[89,17]],[[89,6],[89,16]],["boom_core"],["typedef","#AnonymousStructUnion2"]],["lsu_entry_t",[[92,4],[97,18]],[[97,6],[97,17]],["boom_core"],["typedef","#AnonymousStructUnion3"]],["bypass_entry_t",[[101,4],[105,21]],[[105,6],[105,20]],["boom_core"],["typedef","#AnonymousStructUnion4"]],["pc",[[109,4],[109,29]],[[109,27],[109,29]],["boom_core"],["variable","logic"]],["fetch_buffer",[[110,4],[110,45]],[[110,27],[110,39]],["boom_core"],["variable","logic"]],["fetch_head",[[111,4],[111,26]],[[111,16],[111,26]],["boom_core"],["variable","logic"]],["fetch_tail",[[111,4],[111,38]],[[111,28],[111,38]],["boom_core"],["variable","fetch_head"]],["fetch_buffer_full",[[112,4],[112,33]],[[112,16],[112,33]],["boom_core"],["variable","logic"]],["fetch_stall",[[112,4],[112,46]],[[112,35],[112,46]],["boom_core"],["variable","fetch_buffer_full"]],["rob",[[115,4],[115,37]],[[115,16],[115,19]],["boom_core"],["variable","rob_entry_t"]],["rob_head",[[116,4],[116,24]],[[116,16],[116,24]],["boom_core"],["variable","logic"]],["rob_tail",[[116,4],[116,34]],[[116,26],[116,34]],["boom_core"],["variable","rob_head"]],["rob_full",[[117,4],[117,24]],[[117,16],[117,24]],["boom_core"],["variable","logic"]],["rob_empty",[[117,4],[117,35]],[[117,26],[117,35]],["boom_core"],["variable","rob_full"]],["rename_table",[[120,4],[120,50]],[[120,17],[120,29]],["boom_core"],["variable","logic"]],["old_rename_table",[[121,4],[121,54]],[[121,17],[121,33]],["boom_core"],["variable","logic"]],["free_list",[[122,4],[122,47]],[[122,17],[122,26]],["boom_core"],["variable","logic"]],["free_list_head",[[123,4],[123,31]],[[123,17],[123,31]],["boom_core"],["variable","logic"]],["free_list_tail",[[123,4],[123,47]],[[123,33],[123,47]],["boom_core"],["variable","free_list_head"]],["free_list_empty",[[124,4],[124,32]],[[124,17],[124,32]],["boom_core"],["variable","logic"]],["int_iq",[[127,4],[127,38]],[[127,15],[127,21]],["boom_core"],["variable","iq_entry_t"]],["mem_iq",[[128,4],[128,38]],[[128,15],[128,21]],["boom_core"],["variable","iq_entry_t"]],["fp_iq",[[129,4],[129,38]],[[129,15],[129,20]],["boom_core"],["variable","iq_entry_t"]],["int_iq_head",[[130,4],[130,27]],[[130,16],[130,27]],["boom_core"],["variable","logic"]],["int_iq_tail",[[130,4],[130,40]],[[130,29],[130,40]],["boom_core"],["variable","int_iq_head"]],["mem_iq_head",[[131,4],[131,27]],[[131,16],[131,27]],["boom_core"],["variable","logic"]],["mem_iq_tail",[[131,4],[131,40]],[[131,29],[131,40]],["boom_core"],["variable","mem_iq_head"]],["fp_iq_head",[[132,4],[132,26]],[[132,16],[132,26]],["boom_core"],["variable","logic"]],["fp_iq_tail",[[132,4],[132,38]],[[132,28],[132,38]],["boom_core"],["variable","fp_iq_head"]],["int_iq_full",[[133,4],[133,27]],[[133,16],[133,27]],["boom_core"],["variable","logic"]],["mem_iq_full",[[133,4],[133,40]],[[133,29],[133,40]],["boom_core"],["variable","int_iq_full"]],["fp_iq_full",[[133,4],[133,52]],[[133,42],[133,52]],["boom_core"],["variable","mem_iq_full"]],["phys_reg_file",[[136,4],[136,51]],[[136,17],[136,30]],["boom_core"],["variable","logic"]],["phys_reg_valid",[[137,4],[137,52]],[[137,17],[137,31]],["boom_core"],["variable","logic"]],["laq",[[140,4],[140,25]],[[140,16],[140,19]],["boom_core"],["variable","lsu_entry_t"]],["saq",[[141,4],[141,25]],[[141,16],[141,19]],["boom_core"],["variable","lsu_entry_t"]],["sdq",[[142,4],[142,25]],[[142,16],[142,19]],["boom_core"],["variable","lsu_entry_t"]],["laq_head",[[143,4],[143,24]],[[143,16],[143,24]],["boom_core"],["variable","logic"]],["laq_tail",[[143,4],[143,34]],[[143,26],[143,34]],["boom_core"],["variable","laq_head"]],["saq_head",[[144,4],[144,24]],[[144,16],[144,24]],["boom_core"],["variable","logic"]],["saq_tail",[[144,4],[144,34]],[[144,26],[144,34]],["boom_core"],["variable","saq_head"]],["sdq_head",[[145,4],[145,24]],[[145,16],[145,24]],["boom_core"],["variable","logic"]],["sdq_tail",[[145,4],[145,34]],[[145,26],[145,34]],["boom_core"],["variable","sdq_head"]],["laq_full",[[146,4],[146,24]],[[146,16],[146,24]],["boom_core"],["variable","logic"]],["saq_full",[[146,4],[146,34]],[[146,26],[146,34]],["boom_core"],["variable","laq_full"]],["sdq_full",[[146,4],[146,44]],[[146,36],[146,44]],["boom_core"],["variable","saq_full"]],["alu_result",[[149,4],[149,27]],[[149,17],[149,27]],["boom_core"],["variable","logic"]],["alu_valid",[[150,4],[150,26]],[[150,17],[150,26]],["boom_core"],["variable","logic"]],["alu_dest",[[151,4],[151,25]],[[151,17],[151,25]],["boom_core"],["variable","logic"]],["mul_result",[[153,4],[153,27]],[[153,17],[153,27]],["boom_core"],["variable","logic"]],["mul_valid",[[154,4],[154,26]],[[154,17],[154,26]],["boom_core"],["variable","logic"]],["mul_dest",[[155,4],[155,25]],[[155,17],[155,25]],["boom_core"],["variable","logic"]],["mul_busy",[[156,4],[156,25]],[[156,17],[156,25]],["boom_core"],["variable","logic"]],["mul_counter",[[157,4],[157,28]],[[157,17],[157,28]],["boom_core"],["variable","logic"]],["mul_op1",[[158,4],[158,24]],[[158,17],[158,24]],["boom_core"],["variable","logic"]],["mul_op2",[[158,4],[158,33]],[[158,26],[158,33]],["boom_core"],["variable","mul_op1"]],["div_result",[[160,4],[160,27]],[[160,17],[160,27]],["boom_core"],["variable","logic"]],["div_valid",[[161,4],[161,26]],[[161,17],[161,26]],["boom_core"],["variable","logic"]],["div_dest",[[162,4],[162,25]],[[162,17],[162,25]],["boom_core"],["variable","logic"]],["div_busy",[[163,4],[163,25]],[[163,17],[163,25]],["boom_core"],["variable","logic"]],["div_counter",[[164,4],[164,28]],[[164,17],[164,28]],["boom_core"],["variable","logic"]],["div_op1",[[165,4],[165,24]],[[165,17],[165,24]],["boom_core"],["variable","logic"]],["div_op2",[[165,4],[165,33]],[[165,26],[165,33]],["boom_core"],["variable","div_op1"]],["fdiv_result",[[167,4],[167,28]],[[167,17],[167,28]],["boom_core"],["variable","logic"]],["fdiv_valid",[[168,4],[168,27]],[[168,17],[168,27]],["boom_core"],["variable","logic"]],["fdiv_dest",[[169,4],[169,26]],[[169,17],[169,26]],["boom_core"],["variable","logic"]],["fdiv_busy",[[170,4],[170,26]],[[170,17],[170,26]],["boom_core"],["variable","logic"]],["fdiv_counter",[[171,4],[171,29]],[[171,17],[171,29]],["boom_core"],["variable","logic"]],["fdiv_op1",[[172,4],[172,25]],[[172,17],[172,25]],["boom_core"],["variable","logic"]],["fdiv_op2",[[172,4],[172,35]],[[172,27],[172,35]],["boom_core"],["variable","fdiv_op1"]],["load_result",[[175,4],[175,28]],[[175,17],[175,28]],["boom_core"],["variable","logic"]],["load_valid",[[176,4],[176,27]],[[176,17],[176,27]],["boom_core"],["variable","logic"]],["load_dest",[[177,4],[177,26]],[[177,17],[177,26]],["boom_core"],["variable","logic"]],["load_rob_idx",[[178,4],[178,29]],[[178,17],[178,29]],["boom_core"],["variable","logic"]],["load_counter",[[179,4],[179,29]],[[179,17],[179,29]],["boom_core"],["variable","logic"]],["bypass",[[182,4],[182,31]],[[182,19],[182,25]],["boom_core"],["variable","bypass_entry_t"]],["decode_stall",[[185,4],[185,22]],[[185,10],[185,22]],["boom_core"],["variable","logic"]],["rename_stall",[[185,4],[185,36]],[[185,24],[185,36]],["boom_core"],["variable","decode_stall"]],["dispatch_stall",[[185,4],[185,52]],[[185,38],[185,52]],["boom_core"],["variable","rename_stall"]],["commit_store",[[186,4],[186,22]],[[186,10],[186,22]],["boom_core"],["variable","logic"]],["idx",[[221,4],[221,11]],[[221,8],[221,11]],["boom_core"],["variable","int"]],["starting",[[222,4],[222,18]],[[222,10],[222,18]],["boom_core"],["variable","logic"]],["current_inst",[[247,4],[247,29]],[[247,17],[247,29]],["boom_core"],["variable","logic"]],["rs1",[[248,4],[248,20]],[[248,17],[248,20]],["boom_core"],["variable","logic"]],["rs2",[[248,4],[248,25]],[[248,22],[248,25]],["boom_core"],["variable","rs1"]],["rd",[[248,4],[248,29]],[[248,27],[248,29]],["boom_core"],["variable","rs2"]],["immediate",[[249,4],[249,26]],[[249,17],[249,26]],["boom_core"],["variable","logic"]],["opcode",[[250,4],[250,23]],[[250,17],[250,23]],["boom_core"],["variable","logic"]],["funct3",[[251,4],[251,23]],[[251,17],[251,23]],["boom_core"],["variable","logic"]],["funct7",[[252,4],[252,23]],[[252,17],[252,23]],["boom_core"],["variable","logic"]],["inst_valid",[[253,4],[253,27]],[[253,17],[253,27]],["boom_core"],["variable","logic"]]],[],[[[["#AnonymousStructUnion1",[[58,12],[70,5]],[[58,12],[58,18]],["boom_core"],["struct"]],[70,4]],[[["valid",[[59,8],[59,26]],[[59,21],[59,26]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["pc",[[60,8],[60,23]],[[60,21],[60,23]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["logical_rd",[[61,8],[61,31]],[[61,21],[61,31]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["phys_rd",[[62,8],[62,28]],[[62,21],[62,28]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["result",[[63,8],[63,27]],[[63,21],[63,27]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["done",[[64,8],[64,25]],[[64,21],[64,25]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["is_store",[[65,8],[65,29]],[[65,21],[65,29]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["is_load",[[66,8],[66,28]],[[66,21],[66,28]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["opcode",[[67,8],[67,27]],[[67,21],[67,27]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["funct3",[[68,8],[68,27]],[[68,21],[68,27]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]],["funct7",[[69,8],[69,27]],[[69,21],[69,27]],["boom_core","#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",[[73,12],[89,5]],[[73,12],[73,18]],["boom_core"],["struct"]],[89,4]],[[["opcode",[[74,8],[74,27]],[[74,21],[74,27]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["pc",[[75,8],[75,23]],[[75,21],[75,23]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["phys_rd",[[76,8],[76,28]],[[76,21],[76,28]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["phys_rs1",[[77,8],[77,29]],[[77,21],[77,29]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["phys_rs2",[[78,8],[78,29]],[[78,21],[78,29]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["imm",[[79,8],[79,24]],[[79,21],[79,24]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["fu_type",[[80,8],[80,28]],[[80,21],[80,28]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["rs1_ready",[[81,8],[81,30]],[[81,21],[81,30]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["rs2_ready",[[82,8],[82,30]],[[82,21],[82,30]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["rs1_value",[[83,8],[83,30]],[[83,21],[83,30]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["rs2_value",[[84,8],[84,30]],[[84,21],[84,30]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["valid",[[85,8],[85,26]],[[85,21],[85,26]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["funct3",[[86,8],[86,27]],[[86,21],[86,27]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["funct7",[[87,8],[87,27]],[[87,21],[87,27]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]],["rob_idx",[[88,8],[88,28]],[[88,21],[88,28]],["boom_core","#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",[[92,12],[97,5]],[[92,12],[92,18]],["boom_core"],["struct"]],[97,4]],[[["valid",[[93,8],[93,26]],[[93,21],[93,26]],["boom_core","#AnonymousStructUnion3"],["struct_union_member"]],["addr",[[94,8],[94,25]],[[94,21],[94,25]],["boom_core","#AnonymousStructUnion3"],["struct_union_member"]],["data",[[95,8],[95,25]],[[95,21],[95,25]],["boom_core","#AnonymousStructUnion3"],["struct_union_member"]],["rob_idx",[[96,8],[96,28]],[[96,21],[96,28]],["boom_core","#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",[[101,12],[105,5]],[[101,12],[101,18]],["boom_core"],["struct"]],[105,4]],[[["valid",[[102,8],[102,26]],[[102,21],[102,26]],["boom_core","#AnonymousStructUnion4"],["struct_union_member"]],["phys_rd",[[103,8],[103,28]],[[103,21],[103,28]],["boom_core","#AnonymousStructUnion4"],["struct_union_member"]],["result",[[104,8],[104,27]],[[104,21],[104,27]],["boom_core","#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["sign_extend_12",[[189,4],[189,64]],[[189,26],[189,40]],["boom_core"],["function"]],[191,14]],[[["imm",[[189,41],[189,63]],[[189,60],[189,63]],["boom_core","sign_extend_12"],["port","logic"]]]]],[[["sign_extend_20",[[193,4],[193,64]],[[193,26],[193,40]],["boom_core"],["function"]],[195,14]],[[["imm",[[193,41],[193,63]],[[193,60],[193,63]],["boom_core","sign_extend_20"],["port","logic"]]]]],[[["get_default_bypass",[[197,4],[197,48]],[[197,28],[197,46]],["boom_core"],["function"]],[201,14]],[]]]]]],null,null,null,[["OPCODE_LOAD",[[13,0],[14,0]],[[13,8],[13,19]],["source.systemverilog"],["macro"]],["OPCODE_STORE",[[14,0],[15,0]],[[14,8],[14,20]],["source.systemverilog"],["macro"]],["OPCODE_ARITH_I",[[15,0],[16,0]],[[15,8],[15,22]],["source.systemverilog"],["macro"]],["OPCODE_ARITH_R",[[16,0],[17,0]],[[16,8],[16,22]],["source.systemverilog"],["macro"]],["OPCODE_FP",[[17,0],[19,0]],[[17,8],[17,17]],["source.systemverilog"],["macro"]],["ALU_ADD",[[20,0],[21,0]],[[20,8],[20,15]],["source.systemverilog"],["macro"]],["ALU_SUB",[[21,0],[22,0]],[[21,8],[21,15]],["source.systemverilog"],["macro"]],["ALU_MUL",[[22,0],[23,0]],[[22,8],[22,15]],["source.systemverilog"],["macro"]],["ALU_DIV",[[23,0],[25,0]],[[23,8],[23,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/gaurav/Out_Of_Order_Posit_Core/src/int_alu_test.sv",[[],null,0]],["/home/gaurav/Out_Of_Order_Posit_Core/src/rob.sv",[[[[[["rob_controller",[[2,0],[31,2]],[[2,7],[2,21]],[],["module"]],[79,9]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["rob_controller"],["port","logic"]],["rst",[[4,4],[4,19]],[[4,16],[4,19]],["rob_controller"],["port","logic"]],["valid",[[5,4],[5,21]],[[5,16],[5,21]],["rob_controller"],["port","logic"]],["pc",[[6,4],[6,40]],[[6,38],[6,40]],["rob_controller"],["port","logic"]],["logical_rd",[[7,4],[7,47]],[[7,37],[7,47]],["rob_controller"],["port","logic"]],["phys_rd",[[8,4],[8,44]],[[8,37],[8,44]],["rob_controller"],["port","logic"]],["result",[[9,4],[9,39]],[[9,33],[9,39]],["rob_controller"],["port","logic"]],["done",[[10,4],[10,20]],[[10,16],[10,20]],["rob_controller"],["port","logic"]],["is_store",[[11,4],[11,24]],[[11,16],[11,24]],["rob_controller"],["port","logic"]],["is_load",[[12,4],[12,23]],[[12,16],[12,23]],["rob_controller"],["port","logic"]],["opcode",[[13,4],[13,28]],[[13,22],[13,28]],["rob_controller"],["port","logic"]],["funct3",[[14,4],[14,28]],[[14,22],[14,28]],["rob_controller"],["port","logic"]],["funct7",[[15,4],[15,28]],[[15,22],[15,28]],["rob_controller"],["port","logic"]],["rob_head",[[16,4],[16,40]],[[16,32],[16,40]],["rob_controller"],["port","logic"]],["rob_tail",[[17,4],[17,40]],[[17,32],[17,40]],["rob_controller"],["port","logic"]],["rob_write",[[18,4],[18,25]],[[18,16],[18,25]],["rob_controller"],["port","logic"]],["valid_out",[[20,4],[20,26]],[[20,17],[20,26]],["rob_controller"],["port","logic"]],["pc_out",[[21,4],[21,45]],[[21,39],[21,45]],["rob_controller"],["port","logic"]],["logical_rd_out",[[22,4],[22,52]],[[22,38],[22,52]],["rob_controller"],["port","logic"]],["phys_rd_out",[[23,4],[23,49]],[[23,38],[23,49]],["rob_controller"],["port","logic"]],["result_out",[[24,4],[24,44]],[[24,34],[24,44]],["rob_controller"],["port","logic"]],["done_out",[[25,4],[25,25]],[[25,17],[25,25]],["rob_controller"],["port","logic"]],["is_store_out",[[26,4],[26,29]],[[26,17],[26,29]],["rob_controller"],["port","logic"]],["is_load_out",[[27,4],[27,28]],[[27,17],[27,28]],["rob_controller"],["port","logic"]],["opcode_out",[[28,4],[28,33]],[[28,23],[28,33]],["rob_controller"],["port","logic"]],["funct3_out",[[29,4],[29,33]],[[29,23],[29,33]],["rob_controller"],["port","logic"]],["funct7_out",[[30,4],[30,33]],[[30,23],[30,33]],["rob_controller"],["port","logic"]],["rob",[[33,0],[33,32]],[[33,12],[33,15]],["rob_controller"],["variable","rob_entry_t"]]]]]],null,[["general_defines",["*"]]]],null,0]]]}