// generated by newgenasym  Mon Feb 16 17:36:53 2009


module dc_208 (gnd1, gnd2, vcc);
    inout gnd1;
    inout gnd2;
    inout vcc;


    initial
        begin
        end

endmodule
