# UVM_RAL



--- UVM Report Summary ---
Output:
Design WR addr 400 Data 12341234
Design WR addr 404 Data 12345678
Design WR addr 408 Data 12349abc
Design WR addr 40c Data 1234def0
Design WR addr 410 Data 12341011
Design RD addr 400 Data 12341234
Design RD addr 404 Data 12345678
Design RD addr 408 Data 12349abc
Design RD addr 40c Data 1234def0
Design WR addr 410 Data 12349abc
UVM_INFO /xcelium20.09/tools//methodology/UVM/CDNS-1.2/sv/src/base/uvm_objection.svh(1271) @ 285: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO dma_test.sv(58) @ 285: uvm_test_top [dma_reg_test] ---------------------------------------
UVM_INFO dma_test.sv(59) @ 285: uvm_test_top [dma_reg_test] ----           TEST PASS           ----
UVM_INFO dma_test.sv(60) @ 285: uvm_test_top [dma_reg_test] ---------------------------------------
UVM_INFO /xcelium20.09/tools//methodology/UVM/CDNS-1.2/sv/src/base/uvm_report_server.svh(847) @ 285: reporter [UVM/REPORT/SERVER] 
