<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Logic block - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-d27c1e18.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="configurable-logic-block"><a class="header" href="#configurable-logic-block">Configurable Logic Block</a></h1>
<h2 id="tile-clb0"><a class="header" href="#tile-clb0">Tile CLB0</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int"><a class="header" href="#switchbox-int">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB0-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB0-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_H[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB0-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V_S[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB0-bit-MAIN_N[20][4]">!MAIN_N[20][4]</a></td></tr>

<tr id="xc3000-CLB0-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V_S_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB0-bit-MAIN_N[19][4]">!MAIN_N[19][4]</a></td></tr>

<tr id="xc3000-CLB0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB0-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB0-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB0-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB0-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB0-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB0-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB0-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB0-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB0-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB0-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB0-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB0-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB0-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB0-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB0-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB0-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB0-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB0-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB0-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB0-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB0-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB0-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB0-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB0-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB0-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB0-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB0-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB0-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB0-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB0-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB0-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB0-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB0-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB0-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB0-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB0-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB0-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB0-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB0-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB0-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB0-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB0-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB0-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB0-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB0-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB0-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB0-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB0-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB0-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB0-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB0-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB0-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB0-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb"><a class="header" href="#bels-clb">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB0-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB0-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB0-CLB-F[0]"><a href="#xc3000-CLB0-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB0-CLB-F[1]"><a href="#xc3000-CLB0-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB0-CLB-F[2]"><a href="#xc3000-CLB0-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB0-CLB-F[3]"><a href="#xc3000-CLB0-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB0-CLB-F[4]"><a href="#xc3000-CLB0-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB0-CLB-F[5]"><a href="#xc3000-CLB0-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB0-CLB-F[6]"><a href="#xc3000-CLB0-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB0-CLB-F[7]"><a href="#xc3000-CLB0-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB0-CLB-F[8]"><a href="#xc3000-CLB0-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB0-CLB-F[9]"><a href="#xc3000-CLB0-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB0-CLB-F[10]"><a href="#xc3000-CLB0-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB0-CLB-F[11]"><a href="#xc3000-CLB0-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB0-CLB-F[12]"><a href="#xc3000-CLB0-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB0-CLB-F[13]"><a href="#xc3000-CLB0-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB0-CLB-F[14]"><a href="#xc3000-CLB0-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB0-CLB-F[15]"><a href="#xc3000-CLB0-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB0-CLB-G[0]"><a href="#xc3000-CLB0-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB0-CLB-G[1]"><a href="#xc3000-CLB0-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB0-CLB-G[2]"><a href="#xc3000-CLB0-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB0-CLB-G[3]"><a href="#xc3000-CLB0-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB0-CLB-G[4]"><a href="#xc3000-CLB0-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB0-CLB-G[5]"><a href="#xc3000-CLB0-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB0-CLB-G[6]"><a href="#xc3000-CLB0-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB0-CLB-G[7]"><a href="#xc3000-CLB0-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB0-CLB-G[8]"><a href="#xc3000-CLB0-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB0-CLB-G[9]"><a href="#xc3000-CLB0-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB0-CLB-G[10]"><a href="#xc3000-CLB0-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB0-CLB-G[11]"><a href="#xc3000-CLB0-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB0-CLB-G[12]"><a href="#xc3000-CLB0-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB0-CLB-G[13]"><a href="#xc3000-CLB0-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB0-CLB-G[14]"><a href="#xc3000-CLB0-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB0-CLB-G[15]"><a href="#xc3000-CLB0-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB0-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB0-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB0-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB0-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB0-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB0-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB0-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB0-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB0-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB0-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB0-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB0-CLB-EC_ENABLE"><a href="#xc3000-CLB0-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB0-CLB-RD_ENABLE"><a href="#xc3000-CLB0-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB0-CLB-READBACK_QX[0]"><a href="#xc3000-CLB0-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB0-CLB-READBACK_QY[0]"><a href="#xc3000-CLB0-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB0-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB0-CLB-MODE[0]"><a href="#xc3000-CLB0-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB0-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB0-CLB-MUX_F2[1]"><a href="#xc3000-CLB0-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB0-CLB-MUX_F2[0]"><a href="#xc3000-CLB0-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB0-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB0-CLB-MUX_G2[1]"><a href="#xc3000-CLB0-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB0-CLB-MUX_G2[0]"><a href="#xc3000-CLB0-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB0-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB0-CLB-MUX_F3[1]"><a href="#xc3000-CLB0-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB0-CLB-MUX_F3[0]"><a href="#xc3000-CLB0-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB0-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB0-CLB-MUX_G3[1]"><a href="#xc3000-CLB0-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB0-CLB-MUX_G3[0]"><a href="#xc3000-CLB0-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB0-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB0-CLB-MUX_F4[0]"><a href="#xc3000-CLB0-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB0-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB0-CLB-MUX_G4[0]"><a href="#xc3000-CLB0-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB0-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB0-CLB-MUX_DX[1]"><a href="#xc3000-CLB0-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB0-CLB-MUX_DX[0]"><a href="#xc3000-CLB0-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB0-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB0-CLB-MUX_DY[1]"><a href="#xc3000-CLB0-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB0-CLB-MUX_DY[0]"><a href="#xc3000-CLB0-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB0-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB0-CLB-MUX_X[1]"><a href="#xc3000-CLB0-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB0-CLB-MUX_X[0]"><a href="#xc3000-CLB0-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB0-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB0-CLB-MUX_Y[1]"><a href="#xc3000-CLB0-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB0-CLB-MUX_Y[0]"><a href="#xc3000-CLB0-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf"><a class="header" href="#bels-tbuf">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB0-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB0-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB0-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB0-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB0-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB0-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB0-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB0-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB0-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB0-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]">INT: !buffer CELL.SINGLE_H_STUB[4] ← CELL.SINGLE_H[4]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB0-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]">INT: !buffer CELL.SINGLE_H[4] ← CELL.SINGLE_H_STUB[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB0-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB0-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB0-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB0-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB0-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB0-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB0-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB0-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB0-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB0-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB0-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB0-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB0-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB0-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB0-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB0-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB0-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB0-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB0-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB0-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB0-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB0-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB0-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB0-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB0-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB0-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB0-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB0-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB0-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB0-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB0-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB0-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB0-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB0-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB0-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB0-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB0-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB0-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB0-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB0-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB0-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB0-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB0-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB0-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB0-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB0-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB0-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB0-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB0-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB0-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB0-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB0-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB0-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB0-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB0-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB0-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB0-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB0-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB0-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB0-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB0-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB0-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB0-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB0 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB0-bit-MAIN_N[20][4]" title="MAIN_N[20][4]">
<a href="#xc3000-CLB0-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]">INT: !buffer CELL.SINGLE_V_S[0] ← CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB0-bit-MAIN_N[19][4]" title="MAIN_N[19][4]">
<a href="#xc3000-CLB0-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]">INT: !buffer CELL.SINGLE_V_S_STUB[0] ← CELL.SINGLE_V_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb1"><a class="header" href="#tile-clb1">Tile CLB1</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-1"><a class="header" href="#switchbox-int-1">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB1-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB1-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB1-INT-progbuf-CELL.SINGLE_V_S[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V_S[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB1-bit-MAIN_N[8][4]">!MAIN_N[8][4]</a></td></tr>

<tr id="xc3000-CLB1-INT-progbuf-CELL.SINGLE_V_S_STUB[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V_S_STUB[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB1-bit-MAIN_N[9][4]">!MAIN_N[9][4]</a></td></tr>

<tr id="xc3000-CLB1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB1-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB1-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB1-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB1-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB1-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB1-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB1-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB1-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB1-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB1-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB1-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB1-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB1-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB1-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB1-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB1-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB1-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB1-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB1-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB1-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB1-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB1-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB1-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB1-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB1-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB1-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB1-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB1-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB1-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB1-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB1-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB1-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB1-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB1-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB1-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB1-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB1-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB1-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB1-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB1-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB1-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB1-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB1-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB1-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB1-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB1-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB1-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB1-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB1-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB1-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB1-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB1-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB1-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB1-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB1-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB1-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB1-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB1-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB1-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB1-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-1"><a class="header" href="#bels-clb-1">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB1-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB1-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB1-CLB-F[0]"><a href="#xc3000-CLB1-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB1-CLB-F[1]"><a href="#xc3000-CLB1-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB1-CLB-F[2]"><a href="#xc3000-CLB1-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB1-CLB-F[3]"><a href="#xc3000-CLB1-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB1-CLB-F[4]"><a href="#xc3000-CLB1-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB1-CLB-F[5]"><a href="#xc3000-CLB1-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB1-CLB-F[6]"><a href="#xc3000-CLB1-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB1-CLB-F[7]"><a href="#xc3000-CLB1-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB1-CLB-F[8]"><a href="#xc3000-CLB1-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB1-CLB-F[9]"><a href="#xc3000-CLB1-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB1-CLB-F[10]"><a href="#xc3000-CLB1-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB1-CLB-F[11]"><a href="#xc3000-CLB1-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB1-CLB-F[12]"><a href="#xc3000-CLB1-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB1-CLB-F[13]"><a href="#xc3000-CLB1-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB1-CLB-F[14]"><a href="#xc3000-CLB1-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB1-CLB-F[15]"><a href="#xc3000-CLB1-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB1-CLB-G[0]"><a href="#xc3000-CLB1-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB1-CLB-G[1]"><a href="#xc3000-CLB1-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB1-CLB-G[2]"><a href="#xc3000-CLB1-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB1-CLB-G[3]"><a href="#xc3000-CLB1-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB1-CLB-G[4]"><a href="#xc3000-CLB1-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB1-CLB-G[5]"><a href="#xc3000-CLB1-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB1-CLB-G[6]"><a href="#xc3000-CLB1-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB1-CLB-G[7]"><a href="#xc3000-CLB1-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB1-CLB-G[8]"><a href="#xc3000-CLB1-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB1-CLB-G[9]"><a href="#xc3000-CLB1-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB1-CLB-G[10]"><a href="#xc3000-CLB1-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB1-CLB-G[11]"><a href="#xc3000-CLB1-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB1-CLB-G[12]"><a href="#xc3000-CLB1-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB1-CLB-G[13]"><a href="#xc3000-CLB1-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB1-CLB-G[14]"><a href="#xc3000-CLB1-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB1-CLB-G[15]"><a href="#xc3000-CLB1-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB1-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB1-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB1-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB1-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB1-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB1-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB1-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB1-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB1-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB1-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB1-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB1-CLB-EC_ENABLE"><a href="#xc3000-CLB1-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB1-CLB-RD_ENABLE"><a href="#xc3000-CLB1-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB1-CLB-READBACK_QX[0]"><a href="#xc3000-CLB1-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB1-CLB-READBACK_QY[0]"><a href="#xc3000-CLB1-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB1-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB1-CLB-MODE[0]"><a href="#xc3000-CLB1-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB1-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB1-CLB-MUX_F2[1]"><a href="#xc3000-CLB1-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB1-CLB-MUX_F2[0]"><a href="#xc3000-CLB1-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB1-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB1-CLB-MUX_G2[1]"><a href="#xc3000-CLB1-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB1-CLB-MUX_G2[0]"><a href="#xc3000-CLB1-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB1-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB1-CLB-MUX_F3[1]"><a href="#xc3000-CLB1-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB1-CLB-MUX_F3[0]"><a href="#xc3000-CLB1-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB1-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB1-CLB-MUX_G3[1]"><a href="#xc3000-CLB1-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB1-CLB-MUX_G3[0]"><a href="#xc3000-CLB1-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB1-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB1-CLB-MUX_F4[0]"><a href="#xc3000-CLB1-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB1-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB1-CLB-MUX_G4[0]"><a href="#xc3000-CLB1-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB1-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB1-CLB-MUX_DX[1]"><a href="#xc3000-CLB1-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB1-CLB-MUX_DX[0]"><a href="#xc3000-CLB1-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB1-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB1-CLB-MUX_DY[1]"><a href="#xc3000-CLB1-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB1-CLB-MUX_DY[0]"><a href="#xc3000-CLB1-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB1-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB1-CLB-MUX_X[1]"><a href="#xc3000-CLB1-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB1-CLB-MUX_X[0]"><a href="#xc3000-CLB1-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB1-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB1-CLB-MUX_Y[1]"><a href="#xc3000-CLB1-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB1-CLB-MUX_Y[0]"><a href="#xc3000-CLB1-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-1"><a class="header" href="#bels-tbuf-1">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB1-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB1-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_H_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB1-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB1-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB1-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB1-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB1-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB1-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]">INT: !buffer CELL.SINGLE_H[0] ← CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB1-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.SINGLE_H_STUB[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB1-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB1-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB1-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB1-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB1-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB1-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB1-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB1-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB1-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB1-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB1-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB1-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB1-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB1-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB1-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB1-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB1-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB1-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB1-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB1-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB1-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB1-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB1-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB1-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB1-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB1-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB1-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB1-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB1-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB1-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB1-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB1-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB1-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB1-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB1-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB1-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB1-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB1-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB1-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB1-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB1-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB1-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB1-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB1-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB1-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB1-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB1-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB1-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB1-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB1-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB1-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB1-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB1-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB1-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB1-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB1-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB1-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB1-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB1-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB1-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB1-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB1-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB1-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB1-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB1-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB1 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB1-bit-MAIN_N[9][4]" title="MAIN_N[9][4]">
<a href="#xc3000-CLB1-INT-progbuf-CELL.SINGLE_V_S_STUB[2]-CELL.SINGLE_V_S[2]">INT: !buffer CELL.SINGLE_V_S_STUB[2] ← CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB1-bit-MAIN_N[8][4]" title="MAIN_N[8][4]">
<a href="#xc3000-CLB1-INT-progbuf-CELL.SINGLE_V_S[2]-CELL.SINGLE_V_S_STUB[2]">INT: !buffer CELL.SINGLE_V_S[2] ← CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb2"><a class="header" href="#tile-clb2">Tile CLB2</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-2"><a class="header" href="#switchbox-int-2">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB2-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB2-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB2-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB2-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB2-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB2-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB2-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB2-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB2-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB2-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB2-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB2-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB2-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB2-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB2-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB2-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB2-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB2-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB2-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB2-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB2-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB2-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB2-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB2-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB2-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB2-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB2-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB2-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB2-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB2-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB2-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB2-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB2-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB2-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB2-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB2-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB2-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB2-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB2-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB2-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB2-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB2-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB2-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB2-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB2-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB2-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB2-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB2-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB2-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB2-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB2-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB2-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB2-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB2-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB2-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB2-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB2-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB2-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB2-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB2-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB2-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB2-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-2"><a class="header" href="#bels-clb-2">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB2-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB2-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB2-CLB-F[0]"><a href="#xc3000-CLB2-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB2-CLB-F[1]"><a href="#xc3000-CLB2-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB2-CLB-F[2]"><a href="#xc3000-CLB2-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB2-CLB-F[3]"><a href="#xc3000-CLB2-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB2-CLB-F[4]"><a href="#xc3000-CLB2-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB2-CLB-F[5]"><a href="#xc3000-CLB2-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB2-CLB-F[6]"><a href="#xc3000-CLB2-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB2-CLB-F[7]"><a href="#xc3000-CLB2-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB2-CLB-F[8]"><a href="#xc3000-CLB2-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB2-CLB-F[9]"><a href="#xc3000-CLB2-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB2-CLB-F[10]"><a href="#xc3000-CLB2-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB2-CLB-F[11]"><a href="#xc3000-CLB2-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB2-CLB-F[12]"><a href="#xc3000-CLB2-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB2-CLB-F[13]"><a href="#xc3000-CLB2-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB2-CLB-F[14]"><a href="#xc3000-CLB2-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB2-CLB-F[15]"><a href="#xc3000-CLB2-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB2-CLB-G[0]"><a href="#xc3000-CLB2-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB2-CLB-G[1]"><a href="#xc3000-CLB2-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB2-CLB-G[2]"><a href="#xc3000-CLB2-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB2-CLB-G[3]"><a href="#xc3000-CLB2-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB2-CLB-G[4]"><a href="#xc3000-CLB2-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB2-CLB-G[5]"><a href="#xc3000-CLB2-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB2-CLB-G[6]"><a href="#xc3000-CLB2-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB2-CLB-G[7]"><a href="#xc3000-CLB2-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB2-CLB-G[8]"><a href="#xc3000-CLB2-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB2-CLB-G[9]"><a href="#xc3000-CLB2-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB2-CLB-G[10]"><a href="#xc3000-CLB2-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB2-CLB-G[11]"><a href="#xc3000-CLB2-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB2-CLB-G[12]"><a href="#xc3000-CLB2-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB2-CLB-G[13]"><a href="#xc3000-CLB2-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB2-CLB-G[14]"><a href="#xc3000-CLB2-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB2-CLB-G[15]"><a href="#xc3000-CLB2-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB2-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB2-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB2-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB2-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB2-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB2-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB2-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB2-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB2-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB2-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB2-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB2-CLB-EC_ENABLE"><a href="#xc3000-CLB2-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB2-CLB-RD_ENABLE"><a href="#xc3000-CLB2-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB2-CLB-READBACK_QX[0]"><a href="#xc3000-CLB2-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB2-CLB-READBACK_QY[0]"><a href="#xc3000-CLB2-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB2-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB2-CLB-MODE[0]"><a href="#xc3000-CLB2-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB2-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB2-CLB-MUX_F2[1]"><a href="#xc3000-CLB2-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB2-CLB-MUX_F2[0]"><a href="#xc3000-CLB2-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB2-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB2-CLB-MUX_G2[1]"><a href="#xc3000-CLB2-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB2-CLB-MUX_G2[0]"><a href="#xc3000-CLB2-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB2-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB2-CLB-MUX_F3[1]"><a href="#xc3000-CLB2-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB2-CLB-MUX_F3[0]"><a href="#xc3000-CLB2-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB2-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB2-CLB-MUX_G3[1]"><a href="#xc3000-CLB2-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB2-CLB-MUX_G3[0]"><a href="#xc3000-CLB2-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB2-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB2-CLB-MUX_F4[0]"><a href="#xc3000-CLB2-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB2-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB2-CLB-MUX_G4[0]"><a href="#xc3000-CLB2-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB2-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB2-CLB-MUX_DX[1]"><a href="#xc3000-CLB2-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB2-CLB-MUX_DX[0]"><a href="#xc3000-CLB2-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB2-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB2-CLB-MUX_DY[1]"><a href="#xc3000-CLB2-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB2-CLB-MUX_DY[0]"><a href="#xc3000-CLB2-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB2-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB2-CLB-MUX_X[1]"><a href="#xc3000-CLB2-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB2-CLB-MUX_X[0]"><a href="#xc3000-CLB2-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB2-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB2-CLB-MUX_Y[1]"><a href="#xc3000-CLB2-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB2-CLB-MUX_Y[0]"><a href="#xc3000-CLB2-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-2"><a class="header" href="#bels-tbuf-2">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB2-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB2-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB2-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB2-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB2-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB2-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB2-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB2-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB2-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB2-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]">INT: !buffer CELL.SINGLE_H_STUB[2] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB2-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]">INT: !buffer CELL.SINGLE_H[2] ← CELL.SINGLE_H_STUB[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB2-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB2-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB2-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB2-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB2-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB2-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB2-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB2-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB2-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB2-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB2-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB2-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB2-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB2-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB2-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB2-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB2-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB2-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB2-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB2-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB2-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB2-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB2-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB2-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB2-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB2-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB2-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB2-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB2-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB2-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB2-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB2-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB2-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB2-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB2-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB2-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB2-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB2-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB2-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB2-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB2-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB2-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB2-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB2-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB2-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB2-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB2-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB2-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB2-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB2-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB2-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB2-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB2-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB2-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB2-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB2-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB2-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB2-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB2-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB2-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB2-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB2-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB2-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB2-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB2 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_w0"><a class="header" href="#tile-clb_w0">Tile CLB_W0</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-3"><a class="header" href="#switchbox-int-3">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W0-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_H[4]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.SINGLE_VW_S[2]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_VW_S[2]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN_N[8][4]">!MAIN_N[8][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.SINGLE_VW_S_STUB[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW_S_STUB[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN_N[9][4]">!MAIN_N[9][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_W[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[23][1]">!MAIN[23][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_W0-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_W0-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_W0-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_W0-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_W0-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_W0-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_W0-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_W0-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_W0-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_W0-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_W0-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_W0-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_W0-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_W0-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_W0-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_W0-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_W0-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_W0-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_W0-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_W0-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_W0-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_W0-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_W0-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_W0-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_W0-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_W0-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_W0-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_W0-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_W0-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_W0-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_W0-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_W0-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_W0-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_W0-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_W0-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_W0-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_W0-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_W0-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_W0-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-4"><a href="#xc3000-CLB_W0-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_W0-bit-MAIN[28][7]">MAIN[28][7]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_W0-bit-MAIN[26][7]">MAIN[26][7]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_W0-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_W0-bit-MAIN[24][7]">MAIN[24][7]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_W0-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_W0-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_W0-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_W0-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_W0-bit-MAIN[25][0]">MAIN[25][0]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>S.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_W0-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_W0-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_W0-bit-MAIN[25][3]">MAIN[25][3]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_W0-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_W0-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_W0-bit-MAIN[26][1]">MAIN[26][1]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_W0-bit-MAIN[27][3]">MAIN[27][3]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_W0-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_W0-bit-MAIN[27][7]">MAIN[27][7]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_W0-bit-MAIN[28][1]">MAIN[28][1]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_W0-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_W0-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_W0-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_W0-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_W0-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-3"><a class="header" href="#bels-clb-3">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_W0-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_W0-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_W0-CLB-F[0]"><a href="#xc3000-CLB_W0-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_W0-CLB-F[1]"><a href="#xc3000-CLB_W0-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_W0-CLB-F[2]"><a href="#xc3000-CLB_W0-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_W0-CLB-F[3]"><a href="#xc3000-CLB_W0-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_W0-CLB-F[4]"><a href="#xc3000-CLB_W0-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_W0-CLB-F[5]"><a href="#xc3000-CLB_W0-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_W0-CLB-F[6]"><a href="#xc3000-CLB_W0-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_W0-CLB-F[7]"><a href="#xc3000-CLB_W0-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_W0-CLB-F[8]"><a href="#xc3000-CLB_W0-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_W0-CLB-F[9]"><a href="#xc3000-CLB_W0-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_W0-CLB-F[10]"><a href="#xc3000-CLB_W0-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_W0-CLB-F[11]"><a href="#xc3000-CLB_W0-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_W0-CLB-F[12]"><a href="#xc3000-CLB_W0-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_W0-CLB-F[13]"><a href="#xc3000-CLB_W0-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_W0-CLB-F[14]"><a href="#xc3000-CLB_W0-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_W0-CLB-F[15]"><a href="#xc3000-CLB_W0-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_W0-CLB-G[0]"><a href="#xc3000-CLB_W0-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_W0-CLB-G[1]"><a href="#xc3000-CLB_W0-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_W0-CLB-G[2]"><a href="#xc3000-CLB_W0-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_W0-CLB-G[3]"><a href="#xc3000-CLB_W0-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_W0-CLB-G[4]"><a href="#xc3000-CLB_W0-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_W0-CLB-G[5]"><a href="#xc3000-CLB_W0-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_W0-CLB-G[6]"><a href="#xc3000-CLB_W0-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_W0-CLB-G[7]"><a href="#xc3000-CLB_W0-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_W0-CLB-G[8]"><a href="#xc3000-CLB_W0-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_W0-CLB-G[9]"><a href="#xc3000-CLB_W0-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_W0-CLB-G[10]"><a href="#xc3000-CLB_W0-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_W0-CLB-G[11]"><a href="#xc3000-CLB_W0-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_W0-CLB-G[12]"><a href="#xc3000-CLB_W0-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_W0-CLB-G[13]"><a href="#xc3000-CLB_W0-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_W0-CLB-G[14]"><a href="#xc3000-CLB_W0-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_W0-CLB-G[15]"><a href="#xc3000-CLB_W0-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_W0-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_W0-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_W0-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_W0-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_W0-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_W0-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_W0-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_W0-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_W0-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_W0-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_W0-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_W0-CLB-EC_ENABLE"><a href="#xc3000-CLB_W0-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_W0-CLB-RD_ENABLE"><a href="#xc3000-CLB_W0-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_W0-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_W0-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_W0-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_W0-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_W0-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_W0-CLB-MODE[0]"><a href="#xc3000-CLB_W0-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_W0-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_W0-CLB-MUX_F2[1]"><a href="#xc3000-CLB_W0-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_W0-CLB-MUX_F2[0]"><a href="#xc3000-CLB_W0-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_W0-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_W0-CLB-MUX_G2[1]"><a href="#xc3000-CLB_W0-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_W0-CLB-MUX_G2[0]"><a href="#xc3000-CLB_W0-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_W0-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_W0-CLB-MUX_F3[1]"><a href="#xc3000-CLB_W0-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_W0-CLB-MUX_F3[0]"><a href="#xc3000-CLB_W0-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_W0-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_W0-CLB-MUX_G3[1]"><a href="#xc3000-CLB_W0-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_W0-CLB-MUX_G3[0]"><a href="#xc3000-CLB_W0-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_W0-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_W0-CLB-MUX_F4[0]"><a href="#xc3000-CLB_W0-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_W0-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_W0-CLB-MUX_G4[0]"><a href="#xc3000-CLB_W0-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_W0-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_W0-CLB-MUX_DX[1]"><a href="#xc3000-CLB_W0-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_W0-CLB-MUX_DX[0]"><a href="#xc3000-CLB_W0-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_W0-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_W0-CLB-MUX_DY[1]"><a href="#xc3000-CLB_W0-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_W0-CLB-MUX_DY[0]"><a href="#xc3000-CLB_W0-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_W0-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_W0-CLB-MUX_X[1]"><a href="#xc3000-CLB_W0-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_W0-CLB-MUX_X[0]"><a href="#xc3000-CLB_W0-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_W0-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_W0-CLB-MUX_Y[1]"><a href="#xc3000-CLB_W0-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_W0-CLB-MUX_Y[0]"><a href="#xc3000-CLB_W0-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-3"><a class="header" href="#bels-tbuf-3">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup"><a class="header" href="#bels-pullup">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_W0-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_W0-bit-MAIN[27][4]">!MAIN[27][4]</a></td><td id="xc3000-CLB_W0-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_W0-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io"><a class="header" href="#bels-io">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_W0-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_W0-bit-MAIN[28][5]">!MAIN[28][5]</a></td><td id="xc3000-CLB_W0-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_W0-bit-MAIN[26][0]">!MAIN[26][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_W0-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_W0-bit-MAIN[24][3]">MAIN[24][3]</a></td><td id="xc3000-CLB_W0-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_W0-bit-MAIN[25][1]">MAIN[25][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_W0-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_W0-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_W0-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_W0-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_W0-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_W0-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_W0-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_W0-bit-MAIN[2][6]">!MAIN[2][6]</a></td><td id="xc3000-CLB_W0-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_W0-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_W0-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_W0-bit-MAIN[8][6]">!MAIN[8][6]</a></td><td id="xc3000-CLB_W0-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_W0-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_W0-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_W0-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_W0-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_W0-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_W0-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_W0-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_W0-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_W0-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_W0-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_W0-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_W0-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_W0-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_W0-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_W0-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_W0-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_W0-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_W0-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_W0-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB_W0-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_W0-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[0]-4">INT: mux CELL.IMUX_IO_W_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_W0-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_W0-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_W0-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_W0-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_W0-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_W0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_W0-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_W0-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]">INT: !buffer CELL.SINGLE_H_STUB[4] ← CELL.SINGLE_H[4]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]">INT: !buffer CELL.SINGLE_H[4] ← CELL.SINGLE_H_STUB[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_W0-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_W0-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_W0-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_W0-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_W0-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_W0-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_W0-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_W0-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_W0-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_W0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_W0-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_W0-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_W0-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_W0-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_W0-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_W0-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_W0-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_W0-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_W0-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_W0-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_W0-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_W0-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_W0-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_W0-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_W0-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_W0-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_W0-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_W0-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_W0-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_W0-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_W0-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_W0-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_W0-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_W0-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_W0-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_W0-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_W0-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_W0-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_W0-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_W0-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_W0-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_W0-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_W0-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_W0-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_W0-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_W0-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_W0-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_W0-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_W0-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_W0-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_W0-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_W0-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_W0-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_W0-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_W0-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_W0-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_W0-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_W0-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_W0-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_W0-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_W0-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_W0-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_W0-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_W0-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_W0-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_W0-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_W0-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_W0-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_W0-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W0 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W0-bit-MAIN_N[9][4]" title="MAIN_N[9][4]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.SINGLE_VW_S_STUB[2]-CELL.SINGLE_VW_S[2]">INT: !buffer CELL.SINGLE_VW_S_STUB[2] ← CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W0-bit-MAIN_N[8][4]" title="MAIN_N[8][4]">
<a href="#xc3000-CLB_W0-INT-progbuf-CELL.SINGLE_VW_S[2]-CELL.SINGLE_VW_S_STUB[2]">INT: !buffer CELL.SINGLE_VW_S[2] ← CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_w1"><a class="header" href="#tile-clb_w1">Tile CLB_W1</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-4"><a class="header" href="#switchbox-int-4">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W1-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.SINGLE_VW_S[4]-CELL.SINGLE_VW_S_STUB[4]"><td>CELL.SINGLE_VW_S[4]</td><td>CELL.SINGLE_VW_S_STUB[4]</td><td><a href="#xc3000-CLB_W1-bit-MAIN_N[8][4]">!MAIN_N[8][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.SINGLE_VW_S_STUB[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW_S_STUB[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_W1-bit-MAIN_N[9][4]">!MAIN_N[9][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_W[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[23][1]">!MAIN[23][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_W1-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_W1-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_W1-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_W1-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S_STUB[4]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S_STUB[4]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S_STUB[4]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S_STUB[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S_STUB[4]</td><td><a href="#xc3000-CLB_W1-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_W1-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_W1-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_W1-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_W1-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_W1-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_W1-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_W1-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_W1-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_W1-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_W1-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_W1-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_W1-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_W1-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_W1-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_W1-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_W1-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_W1-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_W1-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_W1-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_W1-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_W1-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_W1-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_W1-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_W1-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_W1-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_W1-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_W1-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_W1-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_W1-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_W1-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_W1-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_W1-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_W1-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_W1-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-4"><a href="#xc3000-CLB_W1-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_W1-bit-MAIN[28][7]">MAIN[28][7]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_W1-bit-MAIN[26][7]">MAIN[26][7]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_W1-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_W1-bit-MAIN[24][7]">MAIN[24][7]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_W1-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_W1-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_W1-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_W1-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_W1-bit-MAIN[25][0]">MAIN[25][0]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>S.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_W1-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_W1-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_W1-bit-MAIN[25][3]">MAIN[25][3]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_W1-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_W1-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_W1-bit-MAIN[26][1]">MAIN[26][1]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_W1-bit-MAIN[27][3]">MAIN[27][3]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_W1-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_W1-bit-MAIN[27][7]">MAIN[27][7]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_W1-bit-MAIN[28][1]">MAIN[28][1]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_W1-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_W1-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_W1-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_W1-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_W1-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-4"><a class="header" href="#bels-clb-4">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_W1-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_W1-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_W1-CLB-F[0]"><a href="#xc3000-CLB_W1-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_W1-CLB-F[1]"><a href="#xc3000-CLB_W1-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_W1-CLB-F[2]"><a href="#xc3000-CLB_W1-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_W1-CLB-F[3]"><a href="#xc3000-CLB_W1-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_W1-CLB-F[4]"><a href="#xc3000-CLB_W1-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_W1-CLB-F[5]"><a href="#xc3000-CLB_W1-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_W1-CLB-F[6]"><a href="#xc3000-CLB_W1-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_W1-CLB-F[7]"><a href="#xc3000-CLB_W1-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_W1-CLB-F[8]"><a href="#xc3000-CLB_W1-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_W1-CLB-F[9]"><a href="#xc3000-CLB_W1-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_W1-CLB-F[10]"><a href="#xc3000-CLB_W1-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_W1-CLB-F[11]"><a href="#xc3000-CLB_W1-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_W1-CLB-F[12]"><a href="#xc3000-CLB_W1-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_W1-CLB-F[13]"><a href="#xc3000-CLB_W1-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_W1-CLB-F[14]"><a href="#xc3000-CLB_W1-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_W1-CLB-F[15]"><a href="#xc3000-CLB_W1-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_W1-CLB-G[0]"><a href="#xc3000-CLB_W1-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_W1-CLB-G[1]"><a href="#xc3000-CLB_W1-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_W1-CLB-G[2]"><a href="#xc3000-CLB_W1-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_W1-CLB-G[3]"><a href="#xc3000-CLB_W1-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_W1-CLB-G[4]"><a href="#xc3000-CLB_W1-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_W1-CLB-G[5]"><a href="#xc3000-CLB_W1-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_W1-CLB-G[6]"><a href="#xc3000-CLB_W1-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_W1-CLB-G[7]"><a href="#xc3000-CLB_W1-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_W1-CLB-G[8]"><a href="#xc3000-CLB_W1-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_W1-CLB-G[9]"><a href="#xc3000-CLB_W1-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_W1-CLB-G[10]"><a href="#xc3000-CLB_W1-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_W1-CLB-G[11]"><a href="#xc3000-CLB_W1-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_W1-CLB-G[12]"><a href="#xc3000-CLB_W1-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_W1-CLB-G[13]"><a href="#xc3000-CLB_W1-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_W1-CLB-G[14]"><a href="#xc3000-CLB_W1-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_W1-CLB-G[15]"><a href="#xc3000-CLB_W1-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_W1-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_W1-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_W1-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_W1-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_W1-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_W1-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_W1-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_W1-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_W1-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_W1-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_W1-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_W1-CLB-EC_ENABLE"><a href="#xc3000-CLB_W1-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_W1-CLB-RD_ENABLE"><a href="#xc3000-CLB_W1-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_W1-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_W1-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_W1-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_W1-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_W1-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_W1-CLB-MODE[0]"><a href="#xc3000-CLB_W1-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_W1-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_W1-CLB-MUX_F2[1]"><a href="#xc3000-CLB_W1-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_W1-CLB-MUX_F2[0]"><a href="#xc3000-CLB_W1-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_W1-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_W1-CLB-MUX_G2[1]"><a href="#xc3000-CLB_W1-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_W1-CLB-MUX_G2[0]"><a href="#xc3000-CLB_W1-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_W1-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_W1-CLB-MUX_F3[1]"><a href="#xc3000-CLB_W1-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_W1-CLB-MUX_F3[0]"><a href="#xc3000-CLB_W1-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_W1-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_W1-CLB-MUX_G3[1]"><a href="#xc3000-CLB_W1-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_W1-CLB-MUX_G3[0]"><a href="#xc3000-CLB_W1-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_W1-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_W1-CLB-MUX_F4[0]"><a href="#xc3000-CLB_W1-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_W1-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_W1-CLB-MUX_G4[0]"><a href="#xc3000-CLB_W1-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_W1-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_W1-CLB-MUX_DX[1]"><a href="#xc3000-CLB_W1-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_W1-CLB-MUX_DX[0]"><a href="#xc3000-CLB_W1-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_W1-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_W1-CLB-MUX_DY[1]"><a href="#xc3000-CLB_W1-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_W1-CLB-MUX_DY[0]"><a href="#xc3000-CLB_W1-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_W1-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_W1-CLB-MUX_X[1]"><a href="#xc3000-CLB_W1-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_W1-CLB-MUX_X[0]"><a href="#xc3000-CLB_W1-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_W1-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_W1-CLB-MUX_Y[1]"><a href="#xc3000-CLB_W1-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_W1-CLB-MUX_Y[0]"><a href="#xc3000-CLB_W1-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-4"><a class="header" href="#bels-tbuf-4">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-1"><a class="header" href="#bels-pullup-1">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_W1-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_W1-bit-MAIN[27][4]">!MAIN[27][4]</a></td><td id="xc3000-CLB_W1-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_W1-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-1"><a class="header" href="#bels-io-1">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_W1-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_W1-bit-MAIN[28][5]">!MAIN[28][5]</a></td><td id="xc3000-CLB_W1-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_W1-bit-MAIN[26][0]">!MAIN[26][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_W1-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_W1-bit-MAIN[24][3]">MAIN[24][3]</a></td><td id="xc3000-CLB_W1-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_W1-bit-MAIN[25][1]">MAIN[25][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_W1-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_W1-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_W1-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_W1-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_W1-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_W1-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_W1-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_W1-bit-MAIN[2][6]">!MAIN[2][6]</a></td><td id="xc3000-CLB_W1-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_W1-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_W1-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_W1-bit-MAIN[8][6]">!MAIN[8][6]</a></td><td id="xc3000-CLB_W1-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_W1-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_W1-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_W1-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_W1-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_W1-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_W1-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_W1-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_W1-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_W1-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_W1-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_W1-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_W1-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_W1-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_W1-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_W1-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_W1-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_W1-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_W1-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_W1-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB_W1-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_W1-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[0]-4">INT: mux CELL.IMUX_IO_W_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_W1-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_W1-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_W1-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_W1-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_W1-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S_STUB[4]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S_STUB[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S_STUB[4]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_W1-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_W1-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]">INT: !buffer CELL.SINGLE_H[0] ← CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.SINGLE_H_STUB[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_W1-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_W1-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_W1-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_W1-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_W1-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_W1-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_W1-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_W1-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_W1-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_W1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_W1-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_W1-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_W1-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_W1-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_W1-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_W1-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_W1-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_W1-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_W1-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_W1-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_W1-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_W1-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_W1-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_W1-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_W1-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_W1-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_W1-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_W1-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_W1-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_W1-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_W1-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_W1-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_W1-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_W1-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_W1-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_W1-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_W1-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_W1-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_W1-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_W1-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_W1-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_W1-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_W1-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_W1-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_W1-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_W1-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_W1-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_W1-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_W1-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_W1-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_W1-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_W1-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_W1-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_W1-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_W1-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_W1-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_W1-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_W1-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_W1-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_W1-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_W1-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_W1-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_W1-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_W1-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_W1-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_W1-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_W1-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_W1-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_W1-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W1 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W1-bit-MAIN_N[9][4]" title="MAIN_N[9][4]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.SINGLE_VW_S_STUB[4]-CELL.SINGLE_VW_S[4]">INT: !buffer CELL.SINGLE_VW_S_STUB[4] ← CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_W1-bit-MAIN_N[8][4]" title="MAIN_N[8][4]">
<a href="#xc3000-CLB_W1-INT-progbuf-CELL.SINGLE_VW_S[4]-CELL.SINGLE_VW_S_STUB[4]">INT: !buffer CELL.SINGLE_VW_S[4] ← CELL.SINGLE_VW_S_STUB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_w2"><a class="header" href="#tile-clb_w2">Tile CLB_W2</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-5"><a class="header" href="#switchbox-int-5">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W2-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_W[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[23][1]">!MAIN[23][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_W2-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_W2-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_W2-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_W2-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_W2-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_W2-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_W2-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_W2-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_W2-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_W2-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_W2-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_W2-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_W2-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_W2-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_W2-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_W2-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_W2-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_W2-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_W2-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_W2-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_W2-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_W2-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_W2-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_W2-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_W2-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_W2-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_W2-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_W2-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_W2-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_W2-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_W2-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_W2-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_W2-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_W2-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_W2-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_W2-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_W2-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_W2-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_W2-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-4"><a href="#xc3000-CLB_W2-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_W2-bit-MAIN[28][7]">MAIN[28][7]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_W2-bit-MAIN[26][7]">MAIN[26][7]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_W2-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_W2-bit-MAIN[24][7]">MAIN[24][7]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_W2-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_W2-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_W2-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_W2-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_W2-bit-MAIN[25][0]">MAIN[25][0]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>S.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_W2-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_W2-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_W2-bit-MAIN[25][3]">MAIN[25][3]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_W2-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_W2-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_W2-bit-MAIN[26][1]">MAIN[26][1]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_W2-bit-MAIN[27][3]">MAIN[27][3]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_W2-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_W2-bit-MAIN[27][7]">MAIN[27][7]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_W2-bit-MAIN[28][1]">MAIN[28][1]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_W2-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_W2-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_W2-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_W2-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_W2-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-5"><a class="header" href="#bels-clb-5">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_W2-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_W2-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_W2-CLB-F[0]"><a href="#xc3000-CLB_W2-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_W2-CLB-F[1]"><a href="#xc3000-CLB_W2-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_W2-CLB-F[2]"><a href="#xc3000-CLB_W2-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_W2-CLB-F[3]"><a href="#xc3000-CLB_W2-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_W2-CLB-F[4]"><a href="#xc3000-CLB_W2-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_W2-CLB-F[5]"><a href="#xc3000-CLB_W2-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_W2-CLB-F[6]"><a href="#xc3000-CLB_W2-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_W2-CLB-F[7]"><a href="#xc3000-CLB_W2-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_W2-CLB-F[8]"><a href="#xc3000-CLB_W2-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_W2-CLB-F[9]"><a href="#xc3000-CLB_W2-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_W2-CLB-F[10]"><a href="#xc3000-CLB_W2-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_W2-CLB-F[11]"><a href="#xc3000-CLB_W2-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_W2-CLB-F[12]"><a href="#xc3000-CLB_W2-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_W2-CLB-F[13]"><a href="#xc3000-CLB_W2-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_W2-CLB-F[14]"><a href="#xc3000-CLB_W2-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_W2-CLB-F[15]"><a href="#xc3000-CLB_W2-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_W2-CLB-G[0]"><a href="#xc3000-CLB_W2-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_W2-CLB-G[1]"><a href="#xc3000-CLB_W2-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_W2-CLB-G[2]"><a href="#xc3000-CLB_W2-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_W2-CLB-G[3]"><a href="#xc3000-CLB_W2-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_W2-CLB-G[4]"><a href="#xc3000-CLB_W2-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_W2-CLB-G[5]"><a href="#xc3000-CLB_W2-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_W2-CLB-G[6]"><a href="#xc3000-CLB_W2-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_W2-CLB-G[7]"><a href="#xc3000-CLB_W2-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_W2-CLB-G[8]"><a href="#xc3000-CLB_W2-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_W2-CLB-G[9]"><a href="#xc3000-CLB_W2-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_W2-CLB-G[10]"><a href="#xc3000-CLB_W2-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_W2-CLB-G[11]"><a href="#xc3000-CLB_W2-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_W2-CLB-G[12]"><a href="#xc3000-CLB_W2-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_W2-CLB-G[13]"><a href="#xc3000-CLB_W2-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_W2-CLB-G[14]"><a href="#xc3000-CLB_W2-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_W2-CLB-G[15]"><a href="#xc3000-CLB_W2-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_W2-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_W2-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_W2-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_W2-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_W2-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_W2-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_W2-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_W2-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_W2-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_W2-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_W2-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_W2-CLB-EC_ENABLE"><a href="#xc3000-CLB_W2-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_W2-CLB-RD_ENABLE"><a href="#xc3000-CLB_W2-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_W2-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_W2-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_W2-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_W2-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_W2-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_W2-CLB-MODE[0]"><a href="#xc3000-CLB_W2-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_W2-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_W2-CLB-MUX_F2[1]"><a href="#xc3000-CLB_W2-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_W2-CLB-MUX_F2[0]"><a href="#xc3000-CLB_W2-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_W2-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_W2-CLB-MUX_G2[1]"><a href="#xc3000-CLB_W2-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_W2-CLB-MUX_G2[0]"><a href="#xc3000-CLB_W2-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_W2-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_W2-CLB-MUX_F3[1]"><a href="#xc3000-CLB_W2-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_W2-CLB-MUX_F3[0]"><a href="#xc3000-CLB_W2-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_W2-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_W2-CLB-MUX_G3[1]"><a href="#xc3000-CLB_W2-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_W2-CLB-MUX_G3[0]"><a href="#xc3000-CLB_W2-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_W2-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_W2-CLB-MUX_F4[0]"><a href="#xc3000-CLB_W2-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_W2-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_W2-CLB-MUX_G4[0]"><a href="#xc3000-CLB_W2-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_W2-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_W2-CLB-MUX_DX[1]"><a href="#xc3000-CLB_W2-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_W2-CLB-MUX_DX[0]"><a href="#xc3000-CLB_W2-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_W2-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_W2-CLB-MUX_DY[1]"><a href="#xc3000-CLB_W2-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_W2-CLB-MUX_DY[0]"><a href="#xc3000-CLB_W2-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_W2-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_W2-CLB-MUX_X[1]"><a href="#xc3000-CLB_W2-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_W2-CLB-MUX_X[0]"><a href="#xc3000-CLB_W2-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_W2-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_W2-CLB-MUX_Y[1]"><a href="#xc3000-CLB_W2-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_W2-CLB-MUX_Y[0]"><a href="#xc3000-CLB_W2-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-5"><a class="header" href="#bels-tbuf-5">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-2"><a class="header" href="#bels-pullup-2">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_W2-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_W2-bit-MAIN[27][4]">!MAIN[27][4]</a></td><td id="xc3000-CLB_W2-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_W2-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-2"><a class="header" href="#bels-io-2">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_W2-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_W2-bit-MAIN[28][5]">!MAIN[28][5]</a></td><td id="xc3000-CLB_W2-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_W2-bit-MAIN[26][0]">!MAIN[26][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_W2-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_W2-bit-MAIN[24][3]">MAIN[24][3]</a></td><td id="xc3000-CLB_W2-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_W2-bit-MAIN[25][1]">MAIN[25][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_W2-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_W2-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_W2-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_W2-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_W2-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_W2-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_W2-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_W2-bit-MAIN[2][6]">!MAIN[2][6]</a></td><td id="xc3000-CLB_W2-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_W2-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_W2-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_W2-bit-MAIN[8][6]">!MAIN[8][6]</a></td><td id="xc3000-CLB_W2-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_W2-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_W2-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_W2-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_W2-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_W2-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_W2-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_W2-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_W2-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_W2-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_W2-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_W2-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_W2-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_W2-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_W2-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_W2-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_W2-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_W2-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_W2-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_W2-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB_W2-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_W2-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[0]-4">INT: mux CELL.IMUX_IO_W_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_W2-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_W2-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_W2-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_W2-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_W2-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_W2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_W2-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_W2-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]">INT: !buffer CELL.SINGLE_H_STUB[2] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]">INT: !buffer CELL.SINGLE_H[2] ← CELL.SINGLE_H_STUB[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_W2-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_W2-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_W2-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_W2-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_W2-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_W2-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_W2-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_W2-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_W2-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_W2-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_W2-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_W2-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_W2-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_W2-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_W2-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_W2-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_W2-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_W2-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_W2-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_W2-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_W2-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_W2-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_W2-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_W2-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_W2-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_W2-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_W2-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_W2-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_W2-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_W2-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_W2-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_W2-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_W2-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_W2-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_W2-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_W2-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_W2-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_W2-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_W2-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_W2-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_W2-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_W2-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_W2-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_W2-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_W2-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_W2-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_W2-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_W2-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_W2-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_W2-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_W2-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_W2-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_W2-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_W2-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_W2-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_W2-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_W2-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_W2-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_W2-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_W2-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_W2-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_W2-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_W2-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_W2-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_W2-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_W2-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_W2-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_W2-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_W2-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_W2-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_W2-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_W2-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_W2 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_e0"><a class="header" href="#tile-clb_e0">Tile CLB_E0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-6"><a class="header" href="#switchbox-int-6">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_H[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V_S[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN_N[34][4]">!MAIN_N[34][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V_S_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN_N[33][4]">!MAIN_N[33][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_VE_S[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE_S[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN_N[8][0]">!MAIN_N[8][0]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_VE_S_STUB[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE_S_STUB[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN_N[7][0]">!MAIN_N[7][0]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_E[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[13][5]">!MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_E0-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_E0-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_E0-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E0-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_E0-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_E0-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_E0-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_E0-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E0-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E0-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_E0-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E0-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E0-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E0-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E0-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E0-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E0-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E0-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[25][7]">!MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[22][7]">!MAIN[22][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E0-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_E0-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_E0-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_E0-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_E0-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_E0-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_E0-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_E0-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_E0-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_E0-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_E0-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_E0-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_E0-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_E0-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_E0-bit-MAIN[19][2]">MAIN[19][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_E0-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_E0-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_E0-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_E0-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_E0-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_E0-bit-MAIN[34][2]">MAIN[34][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_E0-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_E0-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_E0-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_E0-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_E0-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_E0-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_E0-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_E0-bit-MAIN[29][3]">MAIN[29][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_E0-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_E0-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_E0-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_E0-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_E0-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_E0-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-4"><a href="#xc3000-CLB_E0-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_E0-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_E0-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_E0-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_E0-bit-MAIN[1][4]">MAIN[1][4]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_E0-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_E0-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_E0-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_E0-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_E0-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_E0-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_E0-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_E0-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_E0-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_E0-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_E0-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_E0-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_E0-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_E0-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_E0-bit-MAIN[2][1]">MAIN[2][1]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_E0-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_E0-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_E0-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_E0-bit-MAIN[34][5]">MAIN[34][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_E0-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_E0-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_E0-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_E0-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-6"><a class="header" href="#bels-clb-6">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_E0-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_E0-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_E0-CLB-F[0]"><a href="#xc3000-CLB_E0-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_E0-CLB-F[1]"><a href="#xc3000-CLB_E0-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_E0-CLB-F[2]"><a href="#xc3000-CLB_E0-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_E0-CLB-F[3]"><a href="#xc3000-CLB_E0-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_E0-CLB-F[4]"><a href="#xc3000-CLB_E0-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_E0-CLB-F[5]"><a href="#xc3000-CLB_E0-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_E0-CLB-F[6]"><a href="#xc3000-CLB_E0-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_E0-CLB-F[7]"><a href="#xc3000-CLB_E0-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_E0-CLB-F[8]"><a href="#xc3000-CLB_E0-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_E0-CLB-F[9]"><a href="#xc3000-CLB_E0-bit-MAIN[33][0]">!MAIN[33][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_E0-CLB-F[10]"><a href="#xc3000-CLB_E0-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_E0-CLB-F[11]"><a href="#xc3000-CLB_E0-bit-MAIN[34][0]">!MAIN[34][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_E0-CLB-F[12]"><a href="#xc3000-CLB_E0-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_E0-CLB-F[13]"><a href="#xc3000-CLB_E0-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_E0-CLB-F[14]"><a href="#xc3000-CLB_E0-bit-MAIN[28][0]">!MAIN[28][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_E0-CLB-F[15]"><a href="#xc3000-CLB_E0-bit-MAIN[29][0]">!MAIN[29][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_E0-CLB-G[0]"><a href="#xc3000-CLB_E0-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_E0-CLB-G[1]"><a href="#xc3000-CLB_E0-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_E0-CLB-G[2]"><a href="#xc3000-CLB_E0-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_E0-CLB-G[3]"><a href="#xc3000-CLB_E0-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_E0-CLB-G[4]"><a href="#xc3000-CLB_E0-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_E0-CLB-G[5]"><a href="#xc3000-CLB_E0-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_E0-CLB-G[6]"><a href="#xc3000-CLB_E0-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_E0-CLB-G[7]"><a href="#xc3000-CLB_E0-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_E0-CLB-G[8]"><a href="#xc3000-CLB_E0-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_E0-CLB-G[9]"><a href="#xc3000-CLB_E0-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_E0-CLB-G[10]"><a href="#xc3000-CLB_E0-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_E0-CLB-G[11]"><a href="#xc3000-CLB_E0-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_E0-CLB-G[12]"><a href="#xc3000-CLB_E0-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_E0-CLB-G[13]"><a href="#xc3000-CLB_E0-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_E0-CLB-G[14]"><a href="#xc3000-CLB_E0-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_E0-CLB-G[15]"><a href="#xc3000-CLB_E0-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_E0-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_E0-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_E0-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_E0-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_E0-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_E0-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_E0-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_E0-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_E0-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_E0-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_E0-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_E0-CLB-EC_ENABLE"><a href="#xc3000-CLB_E0-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_E0-CLB-RD_ENABLE"><a href="#xc3000-CLB_E0-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_E0-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_E0-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_E0-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_E0-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_E0-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_E0-CLB-MODE[0]"><a href="#xc3000-CLB_E0-bit-MAIN[24][0]">MAIN[24][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_E0-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_E0-CLB-MUX_F2[1]"><a href="#xc3000-CLB_E0-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="xc3000-CLB_E0-CLB-MUX_F2[0]"><a href="#xc3000-CLB_E0-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr id="xc3000-CLB_E0-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_E0-CLB-MUX_G2[1]"><a href="#xc3000-CLB_E0-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_E0-CLB-MUX_G2[0]"><a href="#xc3000-CLB_E0-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_E0-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_E0-CLB-MUX_F3[1]"><a href="#xc3000-CLB_E0-bit-MAIN[27][2]">MAIN[27][2]</a></td><td id="xc3000-CLB_E0-CLB-MUX_F3[0]"><a href="#xc3000-CLB_E0-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_E0-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_E0-CLB-MUX_G3[1]"><a href="#xc3000-CLB_E0-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_E0-CLB-MUX_G3[0]"><a href="#xc3000-CLB_E0-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_E0-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_E0-CLB-MUX_F4[0]"><a href="#xc3000-CLB_E0-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr id="xc3000-CLB_E0-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_E0-CLB-MUX_G4[0]"><a href="#xc3000-CLB_E0-bit-MAIN[22][0]">MAIN[22][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_E0-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_E0-CLB-MUX_DX[1]"><a href="#xc3000-CLB_E0-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc3000-CLB_E0-CLB-MUX_DX[0]"><a href="#xc3000-CLB_E0-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_E0-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_E0-CLB-MUX_DY[1]"><a href="#xc3000-CLB_E0-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc3000-CLB_E0-CLB-MUX_DY[0]"><a href="#xc3000-CLB_E0-bit-MAIN[24][2]">MAIN[24][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_E0-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_E0-CLB-MUX_X[1]"><a href="#xc3000-CLB_E0-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc3000-CLB_E0-CLB-MUX_X[0]"><a href="#xc3000-CLB_E0-bit-MAIN[30][3]">MAIN[30][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_E0-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_E0-CLB-MUX_Y[1]"><a href="#xc3000-CLB_E0-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_E0-CLB-MUX_Y[0]"><a href="#xc3000-CLB_E0-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-6"><a class="header" href="#bels-tbuf-6">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-3"><a class="header" href="#bels-pullup-3">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_E0-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_E0-bit-MAIN[10][3]">!MAIN[10][3]</a></td><td id="xc3000-CLB_E0-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_E0-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-3"><a class="header" href="#bels-io-3">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_E0-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_E0-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="xc3000-CLB_E0-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_E0-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_E0-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_E0-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_E0-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_E0-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_E0-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_E0-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_E0-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_E0-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_E0-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_E0-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_E0-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_E0-bit-MAIN[13][2]">!MAIN[13][2]</a></td><td id="xc3000-CLB_E0-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_E0-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_E0-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_E0-bit-MAIN[9][5]">!MAIN[9][5]</a></td><td id="xc3000-CLB_E0-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_E0-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_E0-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_E0-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_E0-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_E0-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_E0-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_E0-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_E0-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_E0-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_E0-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_E0-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_E0-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_E0-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_E0-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_E0-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_E0-bit-MAIN[2][2]">MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_E0-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_E0-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_E0-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB_E0-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_E0-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_E0-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_E0-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-4">INT: mux CELL.IMUX_IO_E_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_E0-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]">INT: !buffer CELL.SINGLE_H_STUB[4] ← CELL.SINGLE_H[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]">INT: !buffer CELL.SINGLE_H[4] ← CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_E0-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_E0-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_E0-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_E0-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_E0-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_E0-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_E0-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_E0-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_E0-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_E0-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_E0-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_E0-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_E0-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_E0-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_E0-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_E0-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_E0-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_E0-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_E0-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_E0-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_E0-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_E0-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_E0-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_E0-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_E0-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_E0-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_E0-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_E0-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_E0-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_E0-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc3000-CLB_E0-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc3000-CLB_E0-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_E0-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_E0-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_E0-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_E0-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_E0-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_E0-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_E0-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_E0-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_E0-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_E0-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_E0-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_E0-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_E0-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_E0-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_E0-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_E0-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_E0-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_E0-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_E0-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_E0-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_E0-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_E0-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_E0-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_E0-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_E0-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_E0-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_E0-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_E0-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_E0-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_E0-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_E0-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_E0-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_E0-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_E0-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_E0-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_E0-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_E0-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_E0-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_E0-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_E0-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_E0-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_E0-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_E0-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_E0-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_E0-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E0 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN_N[34][4]" title="MAIN_N[34][4]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]">INT: !buffer CELL.SINGLE_V_S[0] ← CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN_N[33][4]" title="MAIN_N[33][4]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]">INT: !buffer CELL.SINGLE_V_S_STUB[0] ← CELL.SINGLE_V_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E0-bit-MAIN_N[8][0]" title="MAIN_N[8][0]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_VE_S[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !buffer CELL.SINGLE_VE_S[2] ← CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E0-bit-MAIN_N[7][0]" title="MAIN_N[7][0]">
<a href="#xc3000-CLB_E0-INT-progbuf-CELL.SINGLE_VE_S_STUB[2]-CELL.SINGLE_VE_S[2]">INT: !buffer CELL.SINGLE_VE_S_STUB[2] ← CELL.SINGLE_VE_S[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_e1"><a class="header" href="#tile-clb_e1">Tile CLB_E1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-7"><a class="header" href="#switchbox-int-7">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_V_S[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V_S[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN_N[22][4]">!MAIN_N[22][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_V_S_STUB[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V_S_STUB[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN_N[23][4]">!MAIN_N[23][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_VE_S[4]-CELL.SINGLE_VE_S_STUB[4]"><td>CELL.SINGLE_VE_S[4]</td><td>CELL.SINGLE_VE_S_STUB[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN_N[8][0]">!MAIN_N[8][0]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_VE_S_STUB[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE_S_STUB[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN_N[7][0]">!MAIN_N[7][0]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_E[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[13][5]">!MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_E1-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_E1-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_E1-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E1-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_E1-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_E1-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_E1-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_E1-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E1-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E1-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_E1-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E1-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E1-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E1-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E1-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E1-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E1-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E1-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[25][7]">!MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S_STUB[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[22][7]">!MAIN[22][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S_STUB[4]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S_STUB[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S_STUB[4]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S_STUB[4]</td><td><a href="#xc3000-CLB_E1-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_E1-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_E1-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_E1-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_E1-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_E1-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_E1-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_E1-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_E1-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_E1-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_E1-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_E1-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_E1-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_E1-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_E1-bit-MAIN[19][2]">MAIN[19][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_E1-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_E1-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_E1-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_E1-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_E1-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_E1-bit-MAIN[34][2]">MAIN[34][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_E1-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_E1-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_E1-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_E1-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_E1-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_E1-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_E1-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_E1-bit-MAIN[29][3]">MAIN[29][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_E1-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_E1-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_E1-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_E1-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_E1-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_E1-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-4"><a href="#xc3000-CLB_E1-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_E1-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_E1-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_E1-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_E1-bit-MAIN[1][4]">MAIN[1][4]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_E1-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_E1-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_E1-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_E1-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_E1-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_E1-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_E1-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_E1-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_E1-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_E1-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_E1-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_E1-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_E1-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_E1-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_E1-bit-MAIN[2][1]">MAIN[2][1]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_E1-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_E1-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_E1-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_E1-bit-MAIN[34][5]">MAIN[34][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_E1-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_E1-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_E1-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_E1-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-7"><a class="header" href="#bels-clb-7">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_E1-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_E1-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_E1-CLB-F[0]"><a href="#xc3000-CLB_E1-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_E1-CLB-F[1]"><a href="#xc3000-CLB_E1-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_E1-CLB-F[2]"><a href="#xc3000-CLB_E1-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_E1-CLB-F[3]"><a href="#xc3000-CLB_E1-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_E1-CLB-F[4]"><a href="#xc3000-CLB_E1-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_E1-CLB-F[5]"><a href="#xc3000-CLB_E1-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_E1-CLB-F[6]"><a href="#xc3000-CLB_E1-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_E1-CLB-F[7]"><a href="#xc3000-CLB_E1-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_E1-CLB-F[8]"><a href="#xc3000-CLB_E1-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_E1-CLB-F[9]"><a href="#xc3000-CLB_E1-bit-MAIN[33][0]">!MAIN[33][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_E1-CLB-F[10]"><a href="#xc3000-CLB_E1-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_E1-CLB-F[11]"><a href="#xc3000-CLB_E1-bit-MAIN[34][0]">!MAIN[34][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_E1-CLB-F[12]"><a href="#xc3000-CLB_E1-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_E1-CLB-F[13]"><a href="#xc3000-CLB_E1-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_E1-CLB-F[14]"><a href="#xc3000-CLB_E1-bit-MAIN[28][0]">!MAIN[28][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_E1-CLB-F[15]"><a href="#xc3000-CLB_E1-bit-MAIN[29][0]">!MAIN[29][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_E1-CLB-G[0]"><a href="#xc3000-CLB_E1-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_E1-CLB-G[1]"><a href="#xc3000-CLB_E1-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_E1-CLB-G[2]"><a href="#xc3000-CLB_E1-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_E1-CLB-G[3]"><a href="#xc3000-CLB_E1-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_E1-CLB-G[4]"><a href="#xc3000-CLB_E1-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_E1-CLB-G[5]"><a href="#xc3000-CLB_E1-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_E1-CLB-G[6]"><a href="#xc3000-CLB_E1-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_E1-CLB-G[7]"><a href="#xc3000-CLB_E1-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_E1-CLB-G[8]"><a href="#xc3000-CLB_E1-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_E1-CLB-G[9]"><a href="#xc3000-CLB_E1-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_E1-CLB-G[10]"><a href="#xc3000-CLB_E1-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_E1-CLB-G[11]"><a href="#xc3000-CLB_E1-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_E1-CLB-G[12]"><a href="#xc3000-CLB_E1-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_E1-CLB-G[13]"><a href="#xc3000-CLB_E1-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_E1-CLB-G[14]"><a href="#xc3000-CLB_E1-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_E1-CLB-G[15]"><a href="#xc3000-CLB_E1-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_E1-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_E1-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_E1-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_E1-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_E1-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_E1-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_E1-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_E1-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_E1-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_E1-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_E1-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_E1-CLB-EC_ENABLE"><a href="#xc3000-CLB_E1-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_E1-CLB-RD_ENABLE"><a href="#xc3000-CLB_E1-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_E1-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_E1-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_E1-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_E1-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_E1-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_E1-CLB-MODE[0]"><a href="#xc3000-CLB_E1-bit-MAIN[24][0]">MAIN[24][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_E1-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_E1-CLB-MUX_F2[1]"><a href="#xc3000-CLB_E1-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="xc3000-CLB_E1-CLB-MUX_F2[0]"><a href="#xc3000-CLB_E1-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr id="xc3000-CLB_E1-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_E1-CLB-MUX_G2[1]"><a href="#xc3000-CLB_E1-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_E1-CLB-MUX_G2[0]"><a href="#xc3000-CLB_E1-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_E1-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_E1-CLB-MUX_F3[1]"><a href="#xc3000-CLB_E1-bit-MAIN[27][2]">MAIN[27][2]</a></td><td id="xc3000-CLB_E1-CLB-MUX_F3[0]"><a href="#xc3000-CLB_E1-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_E1-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_E1-CLB-MUX_G3[1]"><a href="#xc3000-CLB_E1-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_E1-CLB-MUX_G3[0]"><a href="#xc3000-CLB_E1-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_E1-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_E1-CLB-MUX_F4[0]"><a href="#xc3000-CLB_E1-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr id="xc3000-CLB_E1-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_E1-CLB-MUX_G4[0]"><a href="#xc3000-CLB_E1-bit-MAIN[22][0]">MAIN[22][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_E1-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_E1-CLB-MUX_DX[1]"><a href="#xc3000-CLB_E1-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc3000-CLB_E1-CLB-MUX_DX[0]"><a href="#xc3000-CLB_E1-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_E1-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_E1-CLB-MUX_DY[1]"><a href="#xc3000-CLB_E1-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc3000-CLB_E1-CLB-MUX_DY[0]"><a href="#xc3000-CLB_E1-bit-MAIN[24][2]">MAIN[24][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_E1-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_E1-CLB-MUX_X[1]"><a href="#xc3000-CLB_E1-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc3000-CLB_E1-CLB-MUX_X[0]"><a href="#xc3000-CLB_E1-bit-MAIN[30][3]">MAIN[30][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_E1-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_E1-CLB-MUX_Y[1]"><a href="#xc3000-CLB_E1-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_E1-CLB-MUX_Y[0]"><a href="#xc3000-CLB_E1-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-7"><a class="header" href="#bels-tbuf-7">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-4"><a class="header" href="#bels-pullup-4">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_E1-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_E1-bit-MAIN[10][3]">!MAIN[10][3]</a></td><td id="xc3000-CLB_E1-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_E1-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-4"><a class="header" href="#bels-io-4">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_E1-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_E1-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="xc3000-CLB_E1-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_E1-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_E1-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_E1-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_E1-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_E1-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_E1-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_E1-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_E1-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_E1-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_E1-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_E1-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_E1-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_E1-bit-MAIN[13][2]">!MAIN[13][2]</a></td><td id="xc3000-CLB_E1-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_E1-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_E1-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_E1-bit-MAIN[9][5]">!MAIN[9][5]</a></td><td id="xc3000-CLB_E1-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_E1-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_E1-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_E1-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_E1-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_E1-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_E1-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_E1-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_E1-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_E1-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_E1-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_E1-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_E1-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_E1-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_E1-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_E1-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_E1-bit-MAIN[2][2]">MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_E1-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_E1-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_E1-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB_E1-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_E1-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_H_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S_STUB[4]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_E1-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_E1-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S_STUB[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S_STUB[4]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-4">INT: mux CELL.IMUX_IO_E_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_E1-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]">INT: !buffer CELL.SINGLE_H[0] ← CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.SINGLE_H_STUB[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_E1-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_E1-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_E1-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_E1-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_E1-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_E1-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_E1-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_E1-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_E1-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_E1-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_E1-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_E1-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_E1-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_E1-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_E1-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_E1-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_E1-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_E1-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_E1-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_E1-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_E1-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_E1-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_E1-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_E1-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_E1-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_E1-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_E1-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_E1-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_E1-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_E1-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc3000-CLB_E1-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc3000-CLB_E1-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_E1-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_E1-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_E1-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_E1-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_E1-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_E1-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_E1-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_E1-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_E1-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_E1-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_E1-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_E1-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_E1-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_E1-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_E1-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_E1-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_E1-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_E1-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_E1-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_E1-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_E1-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_E1-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_E1-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_E1-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_E1-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_E1-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_E1-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_E1-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_E1-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_E1-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_E1-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_E1-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_E1-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_E1-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_E1-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_E1-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_E1-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_E1-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_E1-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_E1-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_E1-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_E1-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_E1-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_E1-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_E1-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E1 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN_N[23][4]" title="MAIN_N[23][4]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_V_S_STUB[2]-CELL.SINGLE_V_S[2]">INT: !buffer CELL.SINGLE_V_S_STUB[2] ← CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN_N[22][4]" title="MAIN_N[22][4]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_V_S[2]-CELL.SINGLE_V_S_STUB[2]">INT: !buffer CELL.SINGLE_V_S[2] ← CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E1-bit-MAIN_N[8][0]" title="MAIN_N[8][0]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_VE_S[4]-CELL.SINGLE_VE_S_STUB[4]">INT: !buffer CELL.SINGLE_VE_S[4] ← CELL.SINGLE_VE_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_E1-bit-MAIN_N[7][0]" title="MAIN_N[7][0]">
<a href="#xc3000-CLB_E1-INT-progbuf-CELL.SINGLE_VE_S_STUB[4]-CELL.SINGLE_VE_S[4]">INT: !buffer CELL.SINGLE_VE_S_STUB[4] ← CELL.SINGLE_VE_S[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_e2"><a class="header" href="#tile-clb_e2">Tile CLB_E2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-8"><a class="header" href="#switchbox-int-8">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E2-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_E[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[13][5]">!MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_E2-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_E2-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_E2-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E2-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_E2-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_E2-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_E2-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_E2-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E2-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E2-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_E2-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E2-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E2-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E2-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E2-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E2-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E2-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E2-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[25][7]">!MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[22][7]">!MAIN[22][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E2-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_E2-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_E2-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_E2-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_E2-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_E2-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_E2-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_E2-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_E2-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_E2-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_E2-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_E2-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_E2-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_E2-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_E2-bit-MAIN[19][2]">MAIN[19][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_E2-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_E2-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_E2-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_E2-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_E2-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_E2-bit-MAIN[34][2]">MAIN[34][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_E2-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_E2-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_E2-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_E2-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_E2-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_E2-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_E2-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_E2-bit-MAIN[29][3]">MAIN[29][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_E2-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_E2-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_E2-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_E2-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_E2-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_E2-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-4"><a href="#xc3000-CLB_E2-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_E2-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_E2-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_E2-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_E2-bit-MAIN[1][4]">MAIN[1][4]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_E2-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_E2-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_E2-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_E2-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_E2-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_E2-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_E2-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_E2-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_E2-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_E2-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_E2-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_E2-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_E2-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_E2-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_E2-bit-MAIN[2][1]">MAIN[2][1]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_E2-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_E2-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_E2-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_E2-bit-MAIN[34][5]">MAIN[34][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_E2-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_E2-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_E2-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_E2-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-8"><a class="header" href="#bels-clb-8">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_E2-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_E2-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_E2-CLB-F[0]"><a href="#xc3000-CLB_E2-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_E2-CLB-F[1]"><a href="#xc3000-CLB_E2-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_E2-CLB-F[2]"><a href="#xc3000-CLB_E2-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_E2-CLB-F[3]"><a href="#xc3000-CLB_E2-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_E2-CLB-F[4]"><a href="#xc3000-CLB_E2-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_E2-CLB-F[5]"><a href="#xc3000-CLB_E2-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_E2-CLB-F[6]"><a href="#xc3000-CLB_E2-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_E2-CLB-F[7]"><a href="#xc3000-CLB_E2-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_E2-CLB-F[8]"><a href="#xc3000-CLB_E2-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_E2-CLB-F[9]"><a href="#xc3000-CLB_E2-bit-MAIN[33][0]">!MAIN[33][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_E2-CLB-F[10]"><a href="#xc3000-CLB_E2-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_E2-CLB-F[11]"><a href="#xc3000-CLB_E2-bit-MAIN[34][0]">!MAIN[34][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_E2-CLB-F[12]"><a href="#xc3000-CLB_E2-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_E2-CLB-F[13]"><a href="#xc3000-CLB_E2-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_E2-CLB-F[14]"><a href="#xc3000-CLB_E2-bit-MAIN[28][0]">!MAIN[28][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_E2-CLB-F[15]"><a href="#xc3000-CLB_E2-bit-MAIN[29][0]">!MAIN[29][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_E2-CLB-G[0]"><a href="#xc3000-CLB_E2-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_E2-CLB-G[1]"><a href="#xc3000-CLB_E2-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_E2-CLB-G[2]"><a href="#xc3000-CLB_E2-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_E2-CLB-G[3]"><a href="#xc3000-CLB_E2-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_E2-CLB-G[4]"><a href="#xc3000-CLB_E2-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_E2-CLB-G[5]"><a href="#xc3000-CLB_E2-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_E2-CLB-G[6]"><a href="#xc3000-CLB_E2-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_E2-CLB-G[7]"><a href="#xc3000-CLB_E2-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_E2-CLB-G[8]"><a href="#xc3000-CLB_E2-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_E2-CLB-G[9]"><a href="#xc3000-CLB_E2-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_E2-CLB-G[10]"><a href="#xc3000-CLB_E2-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_E2-CLB-G[11]"><a href="#xc3000-CLB_E2-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_E2-CLB-G[12]"><a href="#xc3000-CLB_E2-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_E2-CLB-G[13]"><a href="#xc3000-CLB_E2-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_E2-CLB-G[14]"><a href="#xc3000-CLB_E2-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_E2-CLB-G[15]"><a href="#xc3000-CLB_E2-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_E2-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_E2-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_E2-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_E2-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_E2-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_E2-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_E2-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_E2-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_E2-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_E2-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_E2-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_E2-CLB-EC_ENABLE"><a href="#xc3000-CLB_E2-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_E2-CLB-RD_ENABLE"><a href="#xc3000-CLB_E2-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_E2-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_E2-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_E2-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_E2-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_E2-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_E2-CLB-MODE[0]"><a href="#xc3000-CLB_E2-bit-MAIN[24][0]">MAIN[24][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_E2-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_E2-CLB-MUX_F2[1]"><a href="#xc3000-CLB_E2-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="xc3000-CLB_E2-CLB-MUX_F2[0]"><a href="#xc3000-CLB_E2-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr id="xc3000-CLB_E2-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_E2-CLB-MUX_G2[1]"><a href="#xc3000-CLB_E2-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_E2-CLB-MUX_G2[0]"><a href="#xc3000-CLB_E2-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_E2-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_E2-CLB-MUX_F3[1]"><a href="#xc3000-CLB_E2-bit-MAIN[27][2]">MAIN[27][2]</a></td><td id="xc3000-CLB_E2-CLB-MUX_F3[0]"><a href="#xc3000-CLB_E2-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_E2-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_E2-CLB-MUX_G3[1]"><a href="#xc3000-CLB_E2-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_E2-CLB-MUX_G3[0]"><a href="#xc3000-CLB_E2-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_E2-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_E2-CLB-MUX_F4[0]"><a href="#xc3000-CLB_E2-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr id="xc3000-CLB_E2-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_E2-CLB-MUX_G4[0]"><a href="#xc3000-CLB_E2-bit-MAIN[22][0]">MAIN[22][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_E2-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_E2-CLB-MUX_DX[1]"><a href="#xc3000-CLB_E2-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc3000-CLB_E2-CLB-MUX_DX[0]"><a href="#xc3000-CLB_E2-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_E2-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_E2-CLB-MUX_DY[1]"><a href="#xc3000-CLB_E2-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc3000-CLB_E2-CLB-MUX_DY[0]"><a href="#xc3000-CLB_E2-bit-MAIN[24][2]">MAIN[24][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_E2-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_E2-CLB-MUX_X[1]"><a href="#xc3000-CLB_E2-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc3000-CLB_E2-CLB-MUX_X[0]"><a href="#xc3000-CLB_E2-bit-MAIN[30][3]">MAIN[30][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_E2-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_E2-CLB-MUX_Y[1]"><a href="#xc3000-CLB_E2-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_E2-CLB-MUX_Y[0]"><a href="#xc3000-CLB_E2-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-8"><a class="header" href="#bels-tbuf-8">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-5"><a class="header" href="#bels-pullup-5">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_E2-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_E2-bit-MAIN[10][3]">!MAIN[10][3]</a></td><td id="xc3000-CLB_E2-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_E2-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-5"><a class="header" href="#bels-io-5">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_E2-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_E2-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="xc3000-CLB_E2-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_E2-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_E2-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_E2-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_E2-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_E2-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_E2-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_E2-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_E2-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_E2-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_E2-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_E2-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_E2-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_E2-bit-MAIN[13][2]">!MAIN[13][2]</a></td><td id="xc3000-CLB_E2-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_E2-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_E2-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_E2-bit-MAIN[9][5]">!MAIN[9][5]</a></td><td id="xc3000-CLB_E2-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_E2-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_E2-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_E2-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_E2-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_E2-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_E2-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_E2-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_E2-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_E2-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_E2-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_E2-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_E2-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_E2-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_E2-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_E2-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_E2-bit-MAIN[2][2]">MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_E2-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_E2-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_E2-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-8"><a class="header" href="#bitstream-8">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB_E2-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_E2-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_E2-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_E2-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-4">INT: mux CELL.IMUX_IO_E_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_E2-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_E2-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]">INT: !buffer CELL.SINGLE_H_STUB[2] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]">INT: !buffer CELL.SINGLE_H[2] ← CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_E2-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_E2-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_E2-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_E2-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_E2-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_E2-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_E2-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_E2-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_E2-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_E2-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_E2-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_E2-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_E2-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_E2-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_E2-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_E2-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_E2-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_E2-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_E2-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_E2-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_E2-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_E2-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_E2-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_E2-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_E2-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_E2-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_E2-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_E2-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_E2-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_E2-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc3000-CLB_E2-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc3000-CLB_E2-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_E2-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_E2-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_E2-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_E2-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_E2-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_E2-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_E2-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_E2-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_E2-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_E2-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_E2-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_E2-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_E2-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_E2-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_E2-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_E2-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_E2-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_E2-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_E2-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_E2-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_E2-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_E2-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_E2-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_E2-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_E2-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_E2-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_E2-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_E2-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_E2-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_E2-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_E2-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_E2-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_E2-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_E2-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_E2-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_E2-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_E2-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_E2-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_E2-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_E2-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_E2-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_E2-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_E2-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_E2-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E2-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_E2-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_E2-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_E2-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E2 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_e3"><a class="header" href="#tile-clb_e3">Tile CLB_E3</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-9"><a class="header" href="#switchbox-int-9">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E3-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.SINGLE_V_S[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V_S[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN_N[22][4]">!MAIN_N[22][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.SINGLE_V_S_STUB[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V_S_STUB[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN_N[23][4]">!MAIN_N[23][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_E[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[13][5]">!MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_E3-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_E3-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_E3-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E3-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_E3-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_E3-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_E3-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_E3-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E3-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E3-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_E3-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_E3-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E3-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E3-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E3-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E3-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_E3-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_E3-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[25][7]">!MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[22][7]">!MAIN[22][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_E3-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_E3-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_E3-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_E3-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_E3-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_E3-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_E3-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_E3-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_E3-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_E3-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_E3-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_E3-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_E3-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_E3-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_E3-bit-MAIN[19][2]">MAIN[19][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_E3-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_E3-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_E3-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_E3-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_E3-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_E3-bit-MAIN[34][2]">MAIN[34][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_E3-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_E3-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_E3-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_E3-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_E3-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_E3-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_E3-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_E3-bit-MAIN[29][3]">MAIN[29][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_E3-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_E3-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_E3-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_E3-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_E3-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_E3-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-4"><a href="#xc3000-CLB_E3-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_E3-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_E3-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_E3-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_E3-bit-MAIN[1][4]">MAIN[1][4]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_E3-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_E3-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_E3-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_E3-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_E3-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_E3-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_E3-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_E3-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_E3-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_E3-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_E3-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_E3-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_E3-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_E3-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_E3-bit-MAIN[2][1]">MAIN[2][1]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_E3-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_E3-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_E3-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_E3-bit-MAIN[34][5]">MAIN[34][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_E3-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_E3-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_E3-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_E3-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-9"><a class="header" href="#bels-clb-9">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_E3-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_E3-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_E3-CLB-F[0]"><a href="#xc3000-CLB_E3-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_E3-CLB-F[1]"><a href="#xc3000-CLB_E3-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_E3-CLB-F[2]"><a href="#xc3000-CLB_E3-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_E3-CLB-F[3]"><a href="#xc3000-CLB_E3-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_E3-CLB-F[4]"><a href="#xc3000-CLB_E3-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_E3-CLB-F[5]"><a href="#xc3000-CLB_E3-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_E3-CLB-F[6]"><a href="#xc3000-CLB_E3-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_E3-CLB-F[7]"><a href="#xc3000-CLB_E3-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_E3-CLB-F[8]"><a href="#xc3000-CLB_E3-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_E3-CLB-F[9]"><a href="#xc3000-CLB_E3-bit-MAIN[33][0]">!MAIN[33][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_E3-CLB-F[10]"><a href="#xc3000-CLB_E3-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_E3-CLB-F[11]"><a href="#xc3000-CLB_E3-bit-MAIN[34][0]">!MAIN[34][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_E3-CLB-F[12]"><a href="#xc3000-CLB_E3-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_E3-CLB-F[13]"><a href="#xc3000-CLB_E3-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_E3-CLB-F[14]"><a href="#xc3000-CLB_E3-bit-MAIN[28][0]">!MAIN[28][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_E3-CLB-F[15]"><a href="#xc3000-CLB_E3-bit-MAIN[29][0]">!MAIN[29][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_E3-CLB-G[0]"><a href="#xc3000-CLB_E3-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_E3-CLB-G[1]"><a href="#xc3000-CLB_E3-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_E3-CLB-G[2]"><a href="#xc3000-CLB_E3-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_E3-CLB-G[3]"><a href="#xc3000-CLB_E3-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_E3-CLB-G[4]"><a href="#xc3000-CLB_E3-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_E3-CLB-G[5]"><a href="#xc3000-CLB_E3-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_E3-CLB-G[6]"><a href="#xc3000-CLB_E3-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_E3-CLB-G[7]"><a href="#xc3000-CLB_E3-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_E3-CLB-G[8]"><a href="#xc3000-CLB_E3-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_E3-CLB-G[9]"><a href="#xc3000-CLB_E3-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_E3-CLB-G[10]"><a href="#xc3000-CLB_E3-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_E3-CLB-G[11]"><a href="#xc3000-CLB_E3-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_E3-CLB-G[12]"><a href="#xc3000-CLB_E3-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_E3-CLB-G[13]"><a href="#xc3000-CLB_E3-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_E3-CLB-G[14]"><a href="#xc3000-CLB_E3-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_E3-CLB-G[15]"><a href="#xc3000-CLB_E3-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_E3-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_E3-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_E3-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_E3-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_E3-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_E3-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_E3-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_E3-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_E3-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_E3-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_E3-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_E3-CLB-EC_ENABLE"><a href="#xc3000-CLB_E3-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_E3-CLB-RD_ENABLE"><a href="#xc3000-CLB_E3-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_E3-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_E3-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_E3-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_E3-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_E3-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_E3-CLB-MODE[0]"><a href="#xc3000-CLB_E3-bit-MAIN[24][0]">MAIN[24][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_E3-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_E3-CLB-MUX_F2[1]"><a href="#xc3000-CLB_E3-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="xc3000-CLB_E3-CLB-MUX_F2[0]"><a href="#xc3000-CLB_E3-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr id="xc3000-CLB_E3-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_E3-CLB-MUX_G2[1]"><a href="#xc3000-CLB_E3-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_E3-CLB-MUX_G2[0]"><a href="#xc3000-CLB_E3-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_E3-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_E3-CLB-MUX_F3[1]"><a href="#xc3000-CLB_E3-bit-MAIN[27][2]">MAIN[27][2]</a></td><td id="xc3000-CLB_E3-CLB-MUX_F3[0]"><a href="#xc3000-CLB_E3-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_E3-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_E3-CLB-MUX_G3[1]"><a href="#xc3000-CLB_E3-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_E3-CLB-MUX_G3[0]"><a href="#xc3000-CLB_E3-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_E3-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_E3-CLB-MUX_F4[0]"><a href="#xc3000-CLB_E3-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr id="xc3000-CLB_E3-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_E3-CLB-MUX_G4[0]"><a href="#xc3000-CLB_E3-bit-MAIN[22][0]">MAIN[22][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_E3-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_E3-CLB-MUX_DX[1]"><a href="#xc3000-CLB_E3-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc3000-CLB_E3-CLB-MUX_DX[0]"><a href="#xc3000-CLB_E3-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_E3-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_E3-CLB-MUX_DY[1]"><a href="#xc3000-CLB_E3-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc3000-CLB_E3-CLB-MUX_DY[0]"><a href="#xc3000-CLB_E3-bit-MAIN[24][2]">MAIN[24][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_E3-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_E3-CLB-MUX_X[1]"><a href="#xc3000-CLB_E3-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc3000-CLB_E3-CLB-MUX_X[0]"><a href="#xc3000-CLB_E3-bit-MAIN[30][3]">MAIN[30][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_E3-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_E3-CLB-MUX_Y[1]"><a href="#xc3000-CLB_E3-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_E3-CLB-MUX_Y[0]"><a href="#xc3000-CLB_E3-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-9"><a class="header" href="#bels-tbuf-9">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-6"><a class="header" href="#bels-pullup-6">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_E3-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_E3-bit-MAIN[10][3]">!MAIN[10][3]</a></td><td id="xc3000-CLB_E3-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_E3-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-6"><a class="header" href="#bels-io-6">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_E3-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_E3-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="xc3000-CLB_E3-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_E3-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_E3-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_E3-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_E3-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_E3-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_E3-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_E3-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_E3-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_E3-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_E3-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_E3-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_E3-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_E3-bit-MAIN[13][2]">!MAIN[13][2]</a></td><td id="xc3000-CLB_E3-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_E3-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_E3-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_E3-bit-MAIN[9][5]">!MAIN[9][5]</a></td><td id="xc3000-CLB_E3-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_E3-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_E3-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_E3-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_E3-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_E3-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_E3-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_E3-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_E3-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_E3-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_E3-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_E3-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_E3-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_E3-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_E3-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_E3-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_E3-bit-MAIN[2][2]">MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_E3-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_E3-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_E3-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-9"><a class="header" href="#bitstream-9">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc3000-CLB_E3-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_E3-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_H_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_E3-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_E3-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-4">INT: mux CELL.IMUX_IO_E_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_E3-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_E3-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]">INT: !buffer CELL.SINGLE_H[0] ← CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.SINGLE_H_STUB[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_E3-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_E3-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_E3-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_E3-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_E3-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_E3-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_E3-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_E3-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_E3-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_E3-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_E3-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_E3-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_E3-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_E3-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_E3-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_E3-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_E3-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_E3-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_E3-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_E3-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_E3-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_E3-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_E3-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_E3-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_E3-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_E3-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_E3-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_E3-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_E3-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_E3-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc3000-CLB_E3-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc3000-CLB_E3-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_E3-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_E3-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_E3-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_E3-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_E3-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_E3-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_E3-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_E3-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_E3-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_E3-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_E3-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_E3-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_E3-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_E3-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_E3-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_E3-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_E3-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_E3-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_E3-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_E3-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_E3-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_E3-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_E3-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_E3-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_E3-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_E3-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_E3-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_E3-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_E3-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_E3-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_E3-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_E3-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_E3-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_E3-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_E3-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_E3-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_E3-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_E3-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_E3-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_E3-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_E3-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_E3-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_E3-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_E3-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_E3-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_E3 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_E3-bit-MAIN_N[23][4]" title="MAIN_N[23][4]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.SINGLE_V_S_STUB[2]-CELL.SINGLE_V_S[2]">INT: !buffer CELL.SINGLE_V_S_STUB[2] ← CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_E3-bit-MAIN_N[22][4]" title="MAIN_N[22][4]">
<a href="#xc3000-CLB_E3-INT-progbuf-CELL.SINGLE_V_S[2]-CELL.SINGLE_V_S_STUB[2]">INT: !buffer CELL.SINGLE_V_S[2] ← CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_s0"><a class="header" href="#tile-clb_s0">Tile CLB_S0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-10"><a class="header" href="#switchbox-int-10">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_H[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_HS[2]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V_S[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN_N[20][4]">!MAIN_N[20][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V_S_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN_N[19][4]">!MAIN_N[19][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[13][2]">!MAIN[13][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_S[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[6][2]">!MAIN[6][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[8][0]">!MAIN[8][0]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_S0-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_S0-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S0-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_S0-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S0-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_S0-bit-MAIN[3][2]">!MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S0-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S0-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_S0-bit-MAIN[19][2]">!MAIN[19][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S0-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_S0-bit-MAIN[11][2]">!MAIN[11][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S0-bit-MAIN[9][8]">!MAIN[9][8]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[8][2]">!MAIN[8][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S0-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_S0-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_S0-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[19][11]">!MAIN[19][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[15][11]">!MAIN[15][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[17][11]">!MAIN[17][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[18][11]">!MAIN[18][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[12][10]">!MAIN[12][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[13][11]">!MAIN[13][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[10][11]">!MAIN[10][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[2][11]">!MAIN[2][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[1][10]">!MAIN[1][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[21][11]">!MAIN[21][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[14][11]">!MAIN[14][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[16][11]">!MAIN[16][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[9][11]">!MAIN[9][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[7][11]">!MAIN[7][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[2][10]">!MAIN[2][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[0][2]">!MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[0][3]">!MAIN[0][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[19][3]">!MAIN[19][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[14][3]">!MAIN[14][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[7][2]">!MAIN[7][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[18][2]">!MAIN[18][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[20][11]">!MAIN[20][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[11][11]">!MAIN[11][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[12][11]">!MAIN[12][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[8][11]">!MAIN[8][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[6][11]">!MAIN[6][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S0-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_S0-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_S0-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_S0-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_S0-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_S0-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_S0-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_S0-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_S0-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_S0-bit-MAIN[18][7]">MAIN[18][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_S0-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_S0-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_S0-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_S0-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_S0-bit-MAIN[7][7]">MAIN[7][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_S0-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_S0-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_S0-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_S0-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_S0-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_S0-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_S0-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_S0-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_S0-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_S0-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_S0-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_S0-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_S0-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_S0-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_S0-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_S0-bit-MAIN[2][7]">MAIN[2][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_S0-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_S0-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_S0-bit-MAIN[16][10]">MAIN[16][10]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_S0-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-4"><a href="#xc3000-CLB_S0-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_S0-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_S0-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_S0-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_S0-bit-MAIN[20][1]">MAIN[20][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_S0-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_S0-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_S0-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_S0-bit-MAIN[1][0]">MAIN[1][0]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_S0-bit-MAIN[1][1]">MAIN[1][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_S0-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_S0-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_S0-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_S0-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_S0-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_S0-bit-MAIN[9][1]">MAIN[9][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_S0-bit-MAIN[14][0]">MAIN[14][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_S0-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_S0-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_S0-bit-MAIN[5][0]">MAIN[5][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_S0-bit-MAIN[13][10]">MAIN[13][10]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_S0-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_S0-bit-MAIN[17][10]">MAIN[17][10]</a></td><td id="xc3000-CLB_S0-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_S0-bit-MAIN[20][10]">MAIN[20][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-10"><a class="header" href="#bels-clb-10">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_S0-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_S0-bit-MAIN[10][8]">MAIN[10][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_S0-CLB-F[0]"><a href="#xc3000-CLB_S0-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_S0-CLB-F[1]"><a href="#xc3000-CLB_S0-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_S0-CLB-F[2]"><a href="#xc3000-CLB_S0-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_S0-CLB-F[3]"><a href="#xc3000-CLB_S0-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_S0-CLB-F[4]"><a href="#xc3000-CLB_S0-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_S0-CLB-F[5]"><a href="#xc3000-CLB_S0-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_S0-CLB-F[6]"><a href="#xc3000-CLB_S0-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_S0-CLB-F[7]"><a href="#xc3000-CLB_S0-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_S0-CLB-F[8]"><a href="#xc3000-CLB_S0-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_S0-CLB-F[9]"><a href="#xc3000-CLB_S0-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_S0-CLB-F[10]"><a href="#xc3000-CLB_S0-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_S0-CLB-F[11]"><a href="#xc3000-CLB_S0-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_S0-CLB-F[12]"><a href="#xc3000-CLB_S0-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_S0-CLB-F[13]"><a href="#xc3000-CLB_S0-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_S0-CLB-F[14]"><a href="#xc3000-CLB_S0-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_S0-CLB-F[15]"><a href="#xc3000-CLB_S0-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_S0-CLB-G[0]"><a href="#xc3000-CLB_S0-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_S0-CLB-G[1]"><a href="#xc3000-CLB_S0-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_S0-CLB-G[2]"><a href="#xc3000-CLB_S0-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_S0-CLB-G[3]"><a href="#xc3000-CLB_S0-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_S0-CLB-G[4]"><a href="#xc3000-CLB_S0-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_S0-CLB-G[5]"><a href="#xc3000-CLB_S0-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_S0-CLB-G[6]"><a href="#xc3000-CLB_S0-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_S0-CLB-G[7]"><a href="#xc3000-CLB_S0-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_S0-CLB-G[8]"><a href="#xc3000-CLB_S0-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_S0-CLB-G[9]"><a href="#xc3000-CLB_S0-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_S0-CLB-G[10]"><a href="#xc3000-CLB_S0-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_S0-CLB-G[11]"><a href="#xc3000-CLB_S0-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_S0-CLB-G[12]"><a href="#xc3000-CLB_S0-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_S0-CLB-G[13]"><a href="#xc3000-CLB_S0-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_S0-CLB-G[14]"><a href="#xc3000-CLB_S0-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_S0-CLB-G[15]"><a href="#xc3000-CLB_S0-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_S0-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_S0-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_S0-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_S0-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_S0-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_S0-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_S0-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_S0-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_S0-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_S0-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_S0-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_S0-CLB-EC_ENABLE"><a href="#xc3000-CLB_S0-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_S0-CLB-RD_ENABLE"><a href="#xc3000-CLB_S0-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_S0-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_S0-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_S0-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_S0-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_S0-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_S0-CLB-MODE[0]"><a href="#xc3000-CLB_S0-bit-MAIN[10][5]">MAIN[10][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_S0-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_S0-CLB-MUX_F2[1]"><a href="#xc3000-CLB_S0-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="xc3000-CLB_S0-CLB-MUX_F2[0]"><a href="#xc3000-CLB_S0-bit-MAIN[12][6]">MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_S0-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_S0-CLB-MUX_G2[1]"><a href="#xc3000-CLB_S0-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="xc3000-CLB_S0-CLB-MUX_G2[0]"><a href="#xc3000-CLB_S0-bit-MAIN[9][6]">MAIN[9][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_S0-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_S0-CLB-MUX_F3[1]"><a href="#xc3000-CLB_S0-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="xc3000-CLB_S0-CLB-MUX_F3[0]"><a href="#xc3000-CLB_S0-bit-MAIN[13][6]">MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_S0-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_S0-CLB-MUX_G3[1]"><a href="#xc3000-CLB_S0-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_S0-CLB-MUX_G3[0]"><a href="#xc3000-CLB_S0-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_S0-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_S0-CLB-MUX_F4[0]"><a href="#xc3000-CLB_S0-bit-MAIN[13][5]">MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_S0-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_S0-CLB-MUX_G4[0]"><a href="#xc3000-CLB_S0-bit-MAIN[8][5]">MAIN[8][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_S0-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_S0-CLB-MUX_DX[1]"><a href="#xc3000-CLB_S0-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_S0-CLB-MUX_DX[0]"><a href="#xc3000-CLB_S0-bit-MAIN[12][7]">MAIN[12][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_S0-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_S0-CLB-MUX_DY[1]"><a href="#xc3000-CLB_S0-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="xc3000-CLB_S0-CLB-MUX_DY[0]"><a href="#xc3000-CLB_S0-bit-MAIN[10][7]">MAIN[10][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_S0-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_S0-CLB-MUX_X[1]"><a href="#xc3000-CLB_S0-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_S0-CLB-MUX_X[0]"><a href="#xc3000-CLB_S0-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_S0-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_S0-CLB-MUX_Y[1]"><a href="#xc3000-CLB_S0-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="xc3000-CLB_S0-CLB-MUX_Y[0]"><a href="#xc3000-CLB_S0-bit-MAIN[2][8]">MAIN[2][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-10"><a class="header" href="#bels-tbuf-10">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-7"><a class="header" href="#bels-io-7">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_S0-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_S0-bit-MAIN[19][0]">!MAIN[19][0]</a></td><td id="xc3000-CLB_S0-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_S0-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_S0-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_S0-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="xc3000-CLB_S0-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_S0-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_S0-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_S0-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_S0-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_S0-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_S0-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_S0-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_S0-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_S0-bit-MAIN[14][1]">!MAIN[14][1]</a></td><td id="xc3000-CLB_S0-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_S0-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_S0-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_S0-bit-MAIN[11][0]">!MAIN[11][0]</a></td><td id="xc3000-CLB_S0-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_S0-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_S0-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_S0-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_S0-bit-MAIN[12][0]">MAIN[12][0]</a></td></tr>

<tr id="xc3000-CLB_S0-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_S0-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_S0-bit-MAIN[9][0]">MAIN[9][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_S0-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_S0-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_S0-bit-MAIN[18][0]">MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_S0-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_S0-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_S0-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_S0-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_S0-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_S0-bit-MAIN[15][0]">MAIN[15][0]</a></td></tr>

<tr id="xc3000-CLB_S0-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_S0-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_S0-bit-MAIN[6][0]">MAIN[6][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-10"><a class="header" href="#bitstream-10">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4]</a>
</td>
</tr>

<tr><td>B11</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][11]" title="MAIN[21][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][11]" title="MAIN[20][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][11]" title="MAIN[19][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][11]" title="MAIN[18][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][11]" title="MAIN[17][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][11]" title="MAIN[16][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][11]" title="MAIN[15][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][11]" title="MAIN[14][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][11]" title="MAIN[13][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]">INT: !buffer CELL.SINGLE_H_STUB[4] ← CELL.SINGLE_H[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]">INT: !buffer CELL.SINGLE_H[4] ← CELL.SINGLE_H_STUB[4]</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_S0-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_S0-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_S0-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_S0-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_S0-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_S0-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_S0-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_S0-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_S0-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_S0-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_S0-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_S0-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_S0-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_S0-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_S0-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_S0-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_S0-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_S0-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_S0-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_S0-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_S0-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_S0-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_S0-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_S0-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_S0-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_S0-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_S0-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_S0-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_S0-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_S0-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_S0-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_S0-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_S0-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_S0-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_S0-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_S0-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_S0-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_S0-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_S0-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_S0-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_S0-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_S0-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_S0-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_S0-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_S0-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_S0-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_S0-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_S0-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_S0-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_S0-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_S0-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_S0-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_S0-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_S0-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_S0-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_S0-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_STUB[2]">INT: !buffer CELL.SINGLE_HS[2] ← CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_HS[2]">INT: !buffer CELL.SINGLE_HS_STUB[2] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_S[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_S0-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-4">INT: mux CELL.IMUX_IO_S_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_S0-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_S0-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_S0-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_S0-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_S0-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_S0-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_S0-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_S0-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_S0-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_S0-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_S0-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_S0-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_S0-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_S0-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_S0-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_S0-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_S0-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S0 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_S0-bit-MAIN_N[20][4]" title="MAIN_N[20][4]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]">INT: !buffer CELL.SINGLE_V_S[0] ← CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_S0-bit-MAIN_N[19][4]" title="MAIN_N[19][4]">
<a href="#xc3000-CLB_S0-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]">INT: !buffer CELL.SINGLE_V_S_STUB[0] ← CELL.SINGLE_V_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_s1"><a class="header" href="#tile-clb_s1">Tile CLB_S1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-11"><a class="header" href="#switchbox-int-11">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_STUB[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_HS_STUB[0]-CELL.SINGLE_HS[0]"><td>CELL.SINGLE_HS_STUB[0]</td><td>CELL.SINGLE_HS[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_V[0]-CELL.SINGLE_V_STUB[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_V_S[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V_S[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN_N[8][4]">!MAIN_N[8][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_V_STUB[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_V_STUB[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_V_S_STUB[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V_S_STUB[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN_N[9][4]">!MAIN_N[9][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V_STUB[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.SINGLE_V_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[13][2]">!MAIN[13][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_S[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[6][2]">!MAIN[6][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[8][0]">!MAIN[8][0]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_S1-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_S1-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S1-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_S1-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S1-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_S1-bit-MAIN[3][2]">!MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S1-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S1-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S1-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_S1-bit-MAIN[11][2]">!MAIN[11][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S1-bit-MAIN[9][8]">!MAIN[9][8]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[8][2]">!MAIN[8][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S1-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_S1-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_S1-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V_STUB[0]-CELL.LONG_IO_S[0]"><td>CELL.SINGLE_V_STUB[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V_STUB[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V_STUB[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-pass-CELL.SINGLE_V_STUB[0]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V_STUB[0]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_S1-bit-MAIN[19][2]">!MAIN[19][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[12][10]">!MAIN[12][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[13][11]">!MAIN[13][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[10][11]">!MAIN[10][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[2][11]">!MAIN[2][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[1][10]">!MAIN[1][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[19][11]">!MAIN[19][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[21][11]">!MAIN[21][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[15][11]">!MAIN[15][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[14][11]">!MAIN[14][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[16][11]">!MAIN[16][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[9][11]">!MAIN[9][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[7][11]">!MAIN[7][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[2][10]">!MAIN[2][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[17][11]">!MAIN[17][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[18][11]">!MAIN[18][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[19][3]">!MAIN[19][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V_STUB[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[14][3]">!MAIN[14][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V_STUB[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_HS_STUB[0]"><td>CELL.SINGLE_HS_E[0]</td><td>CELL.SINGLE_HS_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[0][2]">!MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_HS_STUB[0]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_HS_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[0][3]">!MAIN[0][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[7][2]">!MAIN[7][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V_STUB[0]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V_STUB[0]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V_STUB[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[18][2]">!MAIN[18][2]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_STUB[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_STUB[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[20][11]">!MAIN[20][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[11][11]">!MAIN[11][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[12][11]">!MAIN[12][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[8][11]">!MAIN[8][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S_STUB[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S_STUB[2]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[6][11]">!MAIN[6][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S1-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_S1-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_S1-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_S1-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_S1-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_S1-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_S1-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_S1-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_S1-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_S1-bit-MAIN[18][7]">MAIN[18][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_S1-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_S1-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_S1-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_S1-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_S1-bit-MAIN[7][7]">MAIN[7][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_S1-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_S1-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_S1-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_S1-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_S1-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_S1-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_S1-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_S1-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_S1-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_S1-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_S1-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_S1-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_S1-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_S1-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_S1-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_S1-bit-MAIN[2][7]">MAIN[2][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_S1-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_S1-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_S1-bit-MAIN[16][10]">MAIN[16][10]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_S1-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-4"><a href="#xc3000-CLB_S1-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_S1-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_S1-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_S1-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_S1-bit-MAIN[20][1]">MAIN[20][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V_STUB[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_S1-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_S1-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_S1-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_S1-bit-MAIN[1][0]">MAIN[1][0]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_S1-bit-MAIN[1][1]">MAIN[1][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V_STUB[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_S1-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_S1-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_S1-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_S1-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_S1-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_S1-bit-MAIN[9][1]">MAIN[9][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_S1-bit-MAIN[14][0]">MAIN[14][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_S1-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_S1-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_S1-bit-MAIN[5][0]">MAIN[5][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_S1-bit-MAIN[13][10]">MAIN[13][10]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_S1-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_S1-bit-MAIN[17][10]">MAIN[17][10]</a></td><td id="xc3000-CLB_S1-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_S1-bit-MAIN[20][10]">MAIN[20][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-11"><a class="header" href="#bels-clb-11">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_S1-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_S1-bit-MAIN[10][8]">MAIN[10][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_S1-CLB-F[0]"><a href="#xc3000-CLB_S1-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_S1-CLB-F[1]"><a href="#xc3000-CLB_S1-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_S1-CLB-F[2]"><a href="#xc3000-CLB_S1-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_S1-CLB-F[3]"><a href="#xc3000-CLB_S1-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_S1-CLB-F[4]"><a href="#xc3000-CLB_S1-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_S1-CLB-F[5]"><a href="#xc3000-CLB_S1-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_S1-CLB-F[6]"><a href="#xc3000-CLB_S1-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_S1-CLB-F[7]"><a href="#xc3000-CLB_S1-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_S1-CLB-F[8]"><a href="#xc3000-CLB_S1-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_S1-CLB-F[9]"><a href="#xc3000-CLB_S1-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_S1-CLB-F[10]"><a href="#xc3000-CLB_S1-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_S1-CLB-F[11]"><a href="#xc3000-CLB_S1-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_S1-CLB-F[12]"><a href="#xc3000-CLB_S1-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_S1-CLB-F[13]"><a href="#xc3000-CLB_S1-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_S1-CLB-F[14]"><a href="#xc3000-CLB_S1-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_S1-CLB-F[15]"><a href="#xc3000-CLB_S1-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_S1-CLB-G[0]"><a href="#xc3000-CLB_S1-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_S1-CLB-G[1]"><a href="#xc3000-CLB_S1-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_S1-CLB-G[2]"><a href="#xc3000-CLB_S1-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_S1-CLB-G[3]"><a href="#xc3000-CLB_S1-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_S1-CLB-G[4]"><a href="#xc3000-CLB_S1-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_S1-CLB-G[5]"><a href="#xc3000-CLB_S1-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_S1-CLB-G[6]"><a href="#xc3000-CLB_S1-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_S1-CLB-G[7]"><a href="#xc3000-CLB_S1-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_S1-CLB-G[8]"><a href="#xc3000-CLB_S1-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_S1-CLB-G[9]"><a href="#xc3000-CLB_S1-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_S1-CLB-G[10]"><a href="#xc3000-CLB_S1-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_S1-CLB-G[11]"><a href="#xc3000-CLB_S1-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_S1-CLB-G[12]"><a href="#xc3000-CLB_S1-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_S1-CLB-G[13]"><a href="#xc3000-CLB_S1-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_S1-CLB-G[14]"><a href="#xc3000-CLB_S1-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_S1-CLB-G[15]"><a href="#xc3000-CLB_S1-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_S1-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_S1-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_S1-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_S1-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_S1-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_S1-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_S1-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_S1-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_S1-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_S1-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_S1-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_S1-CLB-EC_ENABLE"><a href="#xc3000-CLB_S1-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_S1-CLB-RD_ENABLE"><a href="#xc3000-CLB_S1-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_S1-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_S1-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_S1-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_S1-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_S1-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_S1-CLB-MODE[0]"><a href="#xc3000-CLB_S1-bit-MAIN[10][5]">MAIN[10][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_S1-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_S1-CLB-MUX_F2[1]"><a href="#xc3000-CLB_S1-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="xc3000-CLB_S1-CLB-MUX_F2[0]"><a href="#xc3000-CLB_S1-bit-MAIN[12][6]">MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_S1-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_S1-CLB-MUX_G2[1]"><a href="#xc3000-CLB_S1-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="xc3000-CLB_S1-CLB-MUX_G2[0]"><a href="#xc3000-CLB_S1-bit-MAIN[9][6]">MAIN[9][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_S1-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_S1-CLB-MUX_F3[1]"><a href="#xc3000-CLB_S1-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="xc3000-CLB_S1-CLB-MUX_F3[0]"><a href="#xc3000-CLB_S1-bit-MAIN[13][6]">MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_S1-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_S1-CLB-MUX_G3[1]"><a href="#xc3000-CLB_S1-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_S1-CLB-MUX_G3[0]"><a href="#xc3000-CLB_S1-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_S1-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_S1-CLB-MUX_F4[0]"><a href="#xc3000-CLB_S1-bit-MAIN[13][5]">MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_S1-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_S1-CLB-MUX_G4[0]"><a href="#xc3000-CLB_S1-bit-MAIN[8][5]">MAIN[8][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_S1-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_S1-CLB-MUX_DX[1]"><a href="#xc3000-CLB_S1-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_S1-CLB-MUX_DX[0]"><a href="#xc3000-CLB_S1-bit-MAIN[12][7]">MAIN[12][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_S1-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_S1-CLB-MUX_DY[1]"><a href="#xc3000-CLB_S1-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="xc3000-CLB_S1-CLB-MUX_DY[0]"><a href="#xc3000-CLB_S1-bit-MAIN[10][7]">MAIN[10][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_S1-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_S1-CLB-MUX_X[1]"><a href="#xc3000-CLB_S1-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_S1-CLB-MUX_X[0]"><a href="#xc3000-CLB_S1-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_S1-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_S1-CLB-MUX_Y[1]"><a href="#xc3000-CLB_S1-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="xc3000-CLB_S1-CLB-MUX_Y[0]"><a href="#xc3000-CLB_S1-bit-MAIN[2][8]">MAIN[2][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-11"><a class="header" href="#bels-tbuf-11">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-8"><a class="header" href="#bels-io-8">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_S1-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_S1-bit-MAIN[19][0]">!MAIN[19][0]</a></td><td id="xc3000-CLB_S1-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_S1-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_S1-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_S1-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="xc3000-CLB_S1-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_S1-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_S1-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_S1-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_S1-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_S1-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_S1-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_S1-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_S1-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_S1-bit-MAIN[14][1]">!MAIN[14][1]</a></td><td id="xc3000-CLB_S1-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_S1-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_S1-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_S1-bit-MAIN[11][0]">!MAIN[11][0]</a></td><td id="xc3000-CLB_S1-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_S1-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_S1-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_S1-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_S1-bit-MAIN[12][0]">MAIN[12][0]</a></td></tr>

<tr id="xc3000-CLB_S1-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_S1-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_S1-bit-MAIN[9][0]">MAIN[9][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_S1-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_S1-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_S1-bit-MAIN[18][0]">MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_S1-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_S1-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_S1-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_S1-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_S1-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_S1-bit-MAIN[15][0]">MAIN[15][0]</a></td></tr>

<tr id="xc3000-CLB_S1-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_S1-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_S1-bit-MAIN[6][0]">MAIN[6][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-11"><a class="header" href="#bitstream-11">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][11]" title="MAIN[21][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][11]" title="MAIN[20][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][11]" title="MAIN[19][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_H_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][11]" title="MAIN[18][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][11]" title="MAIN[17][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][11]" title="MAIN[16][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][11]" title="MAIN[15][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][11]" title="MAIN[14][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][11]" title="MAIN[13][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S_STUB[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_V[0]-CELL.SINGLE_V_STUB[0]">INT: !buffer CELL.SINGLE_V[0] ← CELL.SINGLE_V_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_V_STUB[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.SINGLE_V_STUB[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]">INT: !buffer CELL.SINGLE_H[0] ← CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.SINGLE_H_STUB[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_S1-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_S1-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_S1-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_S1-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_S1-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_S1-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_S1-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_S1-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_S1-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_S1-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_S1-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_S1-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_S1-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_S1-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_S1-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_S1-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_S1-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_S1-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_S1-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_S1-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_S1-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_S1-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_S1-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_S1-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_S1-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_S1-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_S1-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_S1-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_S1-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_S1-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_S1-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_S1-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_S1-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_S1-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_S1-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_S1-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_S1-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_S1-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_S1-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_S1-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_S1-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_S1-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_S1-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_S1-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_S1-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_S1-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_S1-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_S1-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_S1-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_S1-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_S1-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_S1-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_S1-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_S1-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_S1-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_S1-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V_STUB[0]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V_STUB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_STUB[0]">INT: !buffer CELL.SINGLE_HS[0] ← CELL.SINGLE_HS_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_HS_STUB[0]-CELL.SINGLE_HS[0]">INT: !buffer CELL.SINGLE_HS_STUB[0] ← CELL.SINGLE_HS[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V_STUB[0]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V_STUB[0]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V_STUB[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V_STUB[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_STUB[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_STUB[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_HS_STUB[0]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_HS_STUB[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V_STUB[0]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V_STUB[0] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V_STUB[0]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V_STUB[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.SINGLE_V_STUB[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V_STUB[0]-CELL.LONG_IO_S[0]">INT: !pass CELL.SINGLE_V_STUB[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_S1-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_HS_STUB[0]">INT: !bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_HS_STUB[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-4">INT: mux CELL.IMUX_IO_S_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_S1-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_S1-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_S1-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_S1-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_S1-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_S1-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_S1-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_S1-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_S1-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_S1-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_S1-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_S1-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_S1-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_S1-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_S1-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_S1-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_S1-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S1 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S1-bit-MAIN_N[9][4]" title="MAIN_N[9][4]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_V_S_STUB[2]-CELL.SINGLE_V_S[2]">INT: !buffer CELL.SINGLE_V_S_STUB[2] ← CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S1-bit-MAIN_N[8][4]" title="MAIN_N[8][4]">
<a href="#xc3000-CLB_S1-INT-progbuf-CELL.SINGLE_V_S[2]-CELL.SINGLE_V_S_STUB[2]">INT: !buffer CELL.SINGLE_V_S[2] ← CELL.SINGLE_V_S_STUB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_s2"><a class="header" href="#tile-clb_s2">Tile CLB_S2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-12"><a class="header" href="#switchbox-int-12">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_STUB[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_STUB[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_HS[4]"><td>CELL.SINGLE_HS_STUB[4]</td><td>CELL.SINGLE_HS[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_V[2]-CELL.SINGLE_V_STUB[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_V_STUB[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_V_STUB[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[13][2]">!MAIN[13][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_S[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[6][2]">!MAIN[6][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[8][0]">!MAIN[8][0]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_S2-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_S2-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S2-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_S2-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S2-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_S2-bit-MAIN[3][2]">!MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S2-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S2-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_S2-bit-MAIN[19][2]">!MAIN[19][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S2-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_S2-bit-MAIN[11][2]">!MAIN[11][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S2-bit-MAIN[9][8]">!MAIN[9][8]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[8][2]">!MAIN[8][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_S2-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_S2-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_S2-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[19][11]">!MAIN[19][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[15][11]">!MAIN[15][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[17][11]">!MAIN[17][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[18][11]">!MAIN[18][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[12][10]">!MAIN[12][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[13][11]">!MAIN[13][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[1][10]">!MAIN[1][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[21][11]">!MAIN[21][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[14][11]">!MAIN[14][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[16][11]">!MAIN[16][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[10][11]">!MAIN[10][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[9][11]">!MAIN[9][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[7][11]">!MAIN[7][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[2][10]">!MAIN[2][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[2][11]">!MAIN[2][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[0][2]">!MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[0][3]">!MAIN[0][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V_STUB[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_V_STUB[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_V_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[19][3]">!MAIN[19][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V_STUB[2]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V_STUB[2]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V_STUB[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[7][2]">!MAIN[7][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_HS_STUB[4]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_HS_STUB[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_HS_STUB[4]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_HS_STUB[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[18][2]">!MAIN[18][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_STUB[4]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_STUB[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[14][3]">!MAIN[14][3]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[20][11]">!MAIN[20][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[11][11]">!MAIN[11][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[12][11]">!MAIN[12][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[8][11]">!MAIN[8][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[6][11]">!MAIN[6][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_S2-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_S2-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_S2-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_S2-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_S2-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_S2-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_S2-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_S2-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_S2-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_S2-bit-MAIN[18][7]">MAIN[18][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_S2-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_S2-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_S2-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_S2-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_S2-bit-MAIN[7][7]">MAIN[7][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_S2-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_S2-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_S2-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_S2-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_S2-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_S2-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_S2-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_S2-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_S2-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_S2-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_S2-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_S2-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_S2-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_S2-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_S2-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_S2-bit-MAIN[2][7]">MAIN[2][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_S2-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_S2-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_S2-bit-MAIN[16][10]">MAIN[16][10]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_S2-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-4"><a href="#xc3000-CLB_S2-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_S2-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_S2-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_S2-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_S2-bit-MAIN[20][1]">MAIN[20][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_S2-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_S2-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_S2-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_S2-bit-MAIN[1][0]">MAIN[1][0]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_S2-bit-MAIN[1][1]">MAIN[1][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_S2-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_S2-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_S2-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_S2-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_S2-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_S2-bit-MAIN[9][1]">MAIN[9][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_S2-bit-MAIN[14][0]">MAIN[14][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_S2-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_S2-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_S2-bit-MAIN[5][0]">MAIN[5][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_S2-bit-MAIN[13][10]">MAIN[13][10]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_S2-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_S2-bit-MAIN[17][10]">MAIN[17][10]</a></td><td id="xc3000-CLB_S2-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_S2-bit-MAIN[20][10]">MAIN[20][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-12"><a class="header" href="#bels-clb-12">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_S2-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_S2-bit-MAIN[10][8]">MAIN[10][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_S2-CLB-F[0]"><a href="#xc3000-CLB_S2-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_S2-CLB-F[1]"><a href="#xc3000-CLB_S2-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_S2-CLB-F[2]"><a href="#xc3000-CLB_S2-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_S2-CLB-F[3]"><a href="#xc3000-CLB_S2-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_S2-CLB-F[4]"><a href="#xc3000-CLB_S2-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_S2-CLB-F[5]"><a href="#xc3000-CLB_S2-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_S2-CLB-F[6]"><a href="#xc3000-CLB_S2-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_S2-CLB-F[7]"><a href="#xc3000-CLB_S2-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_S2-CLB-F[8]"><a href="#xc3000-CLB_S2-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_S2-CLB-F[9]"><a href="#xc3000-CLB_S2-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_S2-CLB-F[10]"><a href="#xc3000-CLB_S2-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_S2-CLB-F[11]"><a href="#xc3000-CLB_S2-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_S2-CLB-F[12]"><a href="#xc3000-CLB_S2-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_S2-CLB-F[13]"><a href="#xc3000-CLB_S2-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_S2-CLB-F[14]"><a href="#xc3000-CLB_S2-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_S2-CLB-F[15]"><a href="#xc3000-CLB_S2-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_S2-CLB-G[0]"><a href="#xc3000-CLB_S2-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_S2-CLB-G[1]"><a href="#xc3000-CLB_S2-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_S2-CLB-G[2]"><a href="#xc3000-CLB_S2-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_S2-CLB-G[3]"><a href="#xc3000-CLB_S2-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_S2-CLB-G[4]"><a href="#xc3000-CLB_S2-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_S2-CLB-G[5]"><a href="#xc3000-CLB_S2-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_S2-CLB-G[6]"><a href="#xc3000-CLB_S2-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_S2-CLB-G[7]"><a href="#xc3000-CLB_S2-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_S2-CLB-G[8]"><a href="#xc3000-CLB_S2-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_S2-CLB-G[9]"><a href="#xc3000-CLB_S2-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_S2-CLB-G[10]"><a href="#xc3000-CLB_S2-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_S2-CLB-G[11]"><a href="#xc3000-CLB_S2-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_S2-CLB-G[12]"><a href="#xc3000-CLB_S2-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_S2-CLB-G[13]"><a href="#xc3000-CLB_S2-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_S2-CLB-G[14]"><a href="#xc3000-CLB_S2-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_S2-CLB-G[15]"><a href="#xc3000-CLB_S2-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_S2-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_S2-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_S2-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_S2-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_S2-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_S2-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_S2-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_S2-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_S2-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_S2-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_S2-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_S2-CLB-EC_ENABLE"><a href="#xc3000-CLB_S2-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_S2-CLB-RD_ENABLE"><a href="#xc3000-CLB_S2-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_S2-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_S2-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_S2-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_S2-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_S2-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_S2-CLB-MODE[0]"><a href="#xc3000-CLB_S2-bit-MAIN[10][5]">MAIN[10][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_S2-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_S2-CLB-MUX_F2[1]"><a href="#xc3000-CLB_S2-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="xc3000-CLB_S2-CLB-MUX_F2[0]"><a href="#xc3000-CLB_S2-bit-MAIN[12][6]">MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_S2-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_S2-CLB-MUX_G2[1]"><a href="#xc3000-CLB_S2-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="xc3000-CLB_S2-CLB-MUX_G2[0]"><a href="#xc3000-CLB_S2-bit-MAIN[9][6]">MAIN[9][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_S2-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_S2-CLB-MUX_F3[1]"><a href="#xc3000-CLB_S2-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="xc3000-CLB_S2-CLB-MUX_F3[0]"><a href="#xc3000-CLB_S2-bit-MAIN[13][6]">MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_S2-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_S2-CLB-MUX_G3[1]"><a href="#xc3000-CLB_S2-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_S2-CLB-MUX_G3[0]"><a href="#xc3000-CLB_S2-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_S2-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_S2-CLB-MUX_F4[0]"><a href="#xc3000-CLB_S2-bit-MAIN[13][5]">MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_S2-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_S2-CLB-MUX_G4[0]"><a href="#xc3000-CLB_S2-bit-MAIN[8][5]">MAIN[8][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_S2-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_S2-CLB-MUX_DX[1]"><a href="#xc3000-CLB_S2-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_S2-CLB-MUX_DX[0]"><a href="#xc3000-CLB_S2-bit-MAIN[12][7]">MAIN[12][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_S2-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_S2-CLB-MUX_DY[1]"><a href="#xc3000-CLB_S2-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="xc3000-CLB_S2-CLB-MUX_DY[0]"><a href="#xc3000-CLB_S2-bit-MAIN[10][7]">MAIN[10][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_S2-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_S2-CLB-MUX_X[1]"><a href="#xc3000-CLB_S2-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_S2-CLB-MUX_X[0]"><a href="#xc3000-CLB_S2-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_S2-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_S2-CLB-MUX_Y[1]"><a href="#xc3000-CLB_S2-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="xc3000-CLB_S2-CLB-MUX_Y[0]"><a href="#xc3000-CLB_S2-bit-MAIN[2][8]">MAIN[2][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-12"><a class="header" href="#bels-tbuf-12">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-9"><a class="header" href="#bels-io-9">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_S2-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_S2-bit-MAIN[19][0]">!MAIN[19][0]</a></td><td id="xc3000-CLB_S2-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_S2-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_S2-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_S2-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="xc3000-CLB_S2-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_S2-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_S2-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_S2-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_S2-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_S2-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_S2-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_S2-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_S2-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_S2-bit-MAIN[14][1]">!MAIN[14][1]</a></td><td id="xc3000-CLB_S2-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_S2-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_S2-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_S2-bit-MAIN[11][0]">!MAIN[11][0]</a></td><td id="xc3000-CLB_S2-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_S2-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_S2-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_S2-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_S2-bit-MAIN[12][0]">MAIN[12][0]</a></td></tr>

<tr id="xc3000-CLB_S2-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_S2-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_S2-bit-MAIN[9][0]">MAIN[9][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_S2-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_S2-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_S2-bit-MAIN[18][0]">MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_S2-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_S2-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_S2-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_S2-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_S2-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_S2-bit-MAIN[15][0]">MAIN[15][0]</a></td></tr>

<tr id="xc3000-CLB_S2-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_S2-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_S2-bit-MAIN[6][0]">MAIN[6][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-12"><a class="header" href="#bel-wires-12">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-12"><a class="header" href="#bitstream-12">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][11]" title="MAIN[21][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][11]" title="MAIN[20][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][11]" title="MAIN[19][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][11]" title="MAIN[18][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][11]" title="MAIN[17][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][11]" title="MAIN[16][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][11]" title="MAIN[15][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][11]" title="MAIN[14][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][11]" title="MAIN[13][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_V_STUB[2]-CELL.SINGLE_V[2]">INT: !buffer CELL.SINGLE_V_STUB[2] ← CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_V[2]-CELL.SINGLE_V_STUB[2]">INT: !buffer CELL.SINGLE_V[2] ← CELL.SINGLE_V_STUB[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]">INT: !buffer CELL.SINGLE_H_STUB[2] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]">INT: !buffer CELL.SINGLE_H[2] ← CELL.SINGLE_H_STUB[2]</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_S2-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_S2-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_S2-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_S2-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_S2-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_S2-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_S2-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_S2-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_S2-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_S2-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_S2-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_S2-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_S2-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_S2-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_S2-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_S2-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_S2-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_S2-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_S2-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_S2-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_S2-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_S2-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_S2-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_S2-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_S2-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_S2-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_S2-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_S2-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_S2-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_S2-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_S2-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_S2-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_S2-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_S2-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_S2-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_S2-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_S2-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_S2-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_S2-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_S2-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_S2-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_S2-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_S2-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_S2-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_S2-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_S2-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_S2-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_S2-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_S2-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_S2-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_S2-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_S2-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_S2-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_S2-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_S2-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_S2-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_STUB[4]">INT: !buffer CELL.SINGLE_HS[4] ← CELL.SINGLE_HS_STUB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_HS[4]">INT: !buffer CELL.SINGLE_HS_STUB[4] ← CELL.SINGLE_HS[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V_STUB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_HS_STUB[4]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_HS_STUB[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_V_STUB[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V_STUB[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_HS_STUB[4]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_HS_STUB[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_S[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V_STUB[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V_STUB[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V_STUB[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_S2-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-4">INT: mux CELL.IMUX_IO_S_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_S2-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_S2-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_S2-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_S2-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_S2-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_S2-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_S2-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_S2-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_S2-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_S2-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_S2-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_S2-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_S2-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_S2-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_S2-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_S2-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_S2-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_S2-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_S2-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_S2 rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_sw0_l"><a class="header" href="#tile-clb_sw0_l">Tile CLB_SW0_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-13"><a class="header" href="#switchbox-int-13">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_H[4]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_HS[2]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_VW_S[2]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_VW_S[2]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN_N[8][4]">!MAIN_N[8][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_VW_S_STUB[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW_S_STUB[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN_N[9][4]">!MAIN_N[9][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_W[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[8][0]">!MAIN[8][0]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_W[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_W[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][2]">!MAIN[7][2]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][2]">!MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][2]">!MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[12][10]">!MAIN[12][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][10]">!MAIN[2][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S_STUB[2]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S_STUB[2]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][10]">!MAIN[1][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW0_L-INT-proginv-CELL.IOCLK_W[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_W[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-INT-proginv-CELL.IOCLK_S[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_S[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_SW0_L-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[18][7]">MAIN[18][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][7]">MAIN[7][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][7]">MAIN[2][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][10]">MAIN[16][10]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-4"><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][12]">MAIN[22][12]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[28][12]">MAIN[28][12]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[26][12]">MAIN[26][12]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][12]">MAIN[23][12]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][7]">MAIN[24][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[25][5]">MAIN[25][5]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][8]">MAIN[23][8]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[26][7]">MAIN[26][7]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[25][8]">MAIN[25][8]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[26][6]">MAIN[26][6]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][8]">MAIN[27][8]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][7]">MAIN[27][7]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][12]">MAIN[27][12]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[28][6]">MAIN[28][6]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[20][1]">MAIN[20][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][0]">MAIN[1][0]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][1]">MAIN[1][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][1]">MAIN[9][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][0]">MAIN[14][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][0]">MAIN[5][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][10]">MAIN[13][10]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][10]">MAIN[17][10]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[20][10]">MAIN[20][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][1]">MAIN[27][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][1]">MAIN[24][1]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_SW0_L-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_SW0_L-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_SW0_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][4]">MAIN[24][4]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-13"><a class="header" href="#bels-clb-13">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_SW0_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[10][8]">MAIN[10][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_SW0_L-CLB-F[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_SW0_L-CLB-F[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_SW0_L-CLB-F[2]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_SW0_L-CLB-F[3]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_SW0_L-CLB-F[4]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_SW0_L-CLB-F[5]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_SW0_L-CLB-F[6]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_SW0_L-CLB-F[7]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_SW0_L-CLB-F[8]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_SW0_L-CLB-F[9]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_SW0_L-CLB-F[10]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_SW0_L-CLB-F[11]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_SW0_L-CLB-F[12]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_SW0_L-CLB-F[13]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_SW0_L-CLB-F[14]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_SW0_L-CLB-F[15]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_SW0_L-CLB-G[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_SW0_L-CLB-G[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_SW0_L-CLB-G[2]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_SW0_L-CLB-G[3]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_SW0_L-CLB-G[4]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_SW0_L-CLB-G[5]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_SW0_L-CLB-G[6]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_SW0_L-CLB-G[7]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_SW0_L-CLB-G[8]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_SW0_L-CLB-G[9]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_SW0_L-CLB-G[10]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_SW0_L-CLB-G[11]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_SW0_L-CLB-G[12]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_SW0_L-CLB-G[13]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_SW0_L-CLB-G[14]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_SW0_L-CLB-G[15]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_SW0_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_SW0_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_SW0_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_SW0_L-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_SW0_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_SW0_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_SW0_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_SW0_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_SW0_L-CLB-MODE[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][5]">MAIN[10][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_SW0_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="xc3000-CLB_SW0_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[12][6]">MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_SW0_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="xc3000-CLB_SW0_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][6]">MAIN[9][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_SW0_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="xc3000-CLB_SW0_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][6]">MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_SW0_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_SW0_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_SW0_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[13][5]">MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_SW0_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[8][5]">MAIN[8][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_SW0_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_SW0_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[12][7]">MAIN[12][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_SW0_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="xc3000-CLB_SW0_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][7]">MAIN[10][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_SW0_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_SW0_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_SW0_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="xc3000-CLB_SW0_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][8]">MAIN[2][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-13"><a class="header" href="#bels-tbuf-13">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-7"><a class="header" href="#bels-pullup-7">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_SW0_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][9]">!MAIN[27][9]</a></td><td id="xc3000-CLB_SW0_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_SW0_L-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-10"><a class="header" href="#bels-io-10">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_SW0_L-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[28][10]">!MAIN[28][10]</a></td><td id="xc3000-CLB_SW0_L-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[26][5]">!MAIN[26][5]</a></td><td id="xc3000-CLB_SW0_L-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td><td id="xc3000-CLB_SW0_L-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_SW0_L-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="xc3000-CLB_SW0_L-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc3000-CLB_SW0_L-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="xc3000-CLB_SW0_L-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_SW0_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_SW0_L-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_SW0_L-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_SW0_L-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW0_L-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_SW0_L-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[2][11]">!MAIN[2][11]</a></td><td id="xc3000-CLB_SW0_L-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][8]">!MAIN[9][8]</a></td><td id="xc3000-CLB_SW0_L-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td><td id="xc3000-CLB_SW0_L-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_SW0_L-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[8][11]">!MAIN[8][11]</a></td><td id="xc3000-CLB_SW0_L-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="xc3000-CLB_SW0_L-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[11][0]">!MAIN[11][0]</a></td><td id="xc3000-CLB_SW0_L-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_SW0_L-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[26][8]">MAIN[26][8]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_SW0_L-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_SW0_L-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[12][0]">MAIN[12][0]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_SW0_L-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[9][0]">MAIN[9][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_SW0_L-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][10]">MAIN[27][10]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_SW0_L-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[28][5]">MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_SW0_L-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[18][0]">MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_SW0_L-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_SW0_L-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[25][12]">MAIN[25][12]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_SW0_L-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[27][6]">MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_SW0_L-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[15][0]">MAIN[15][0]</a></td></tr>

<tr id="xc3000-CLB_SW0_L-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_SW0_L-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[6][0]">MAIN[6][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_sw"><a class="header" href="#bels-misc_sw">Bels MISC_SW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel MISC_SW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel MISC_SW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SW</th></tr>

</thead>

<tbody>
<tr><td>READBACK_MODE</td><td><a href="#xc3000-CLB_SW0_L-MISC_SW-READBACK_MODE">[enum: READBACK_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L enum READBACK_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW0_L-MISC_SW-READBACK_MODE"><th>MISC_SW.READBACK_MODE</th><td id="xc3000-CLB_SW0_L-MISC_SW-READBACK_MODE[1]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_SW0_L-MISC_SW-READBACK_MODE[0]"><a href="#xc3000-CLB_SW0_L-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

</thead>

<tbody>
<tr><td>COMMAND</td><td>0</td><td>0</td></tr>

<tr><td>ONCE</td><td>0</td><td>1</td></tr>

<tr><td>DISABLE</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-13"><a class="header" href="#bel-wires-13">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-13"><a class="header" href="#bitstream-13">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#xc3000-CLB_SW0_L-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-4">INT: mux CELL.IMUX_IO_W_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_SW0_L-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_SW0_L-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#xc3000-CLB_SW0_L-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#xc3000-CLB_SW0_L-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S_STUB[2]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_SW0_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_SW0_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]">INT: !buffer CELL.SINGLE_H_STUB[4] ← CELL.SINGLE_H[4]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]">INT: !buffer CELL.SINGLE_H[4] ← CELL.SINGLE_H_STUB[4]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_SW0_L-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_SW0_L-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_SW0_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_SW0_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_SW0_L-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_SW0_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_SW0_L-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_SW0_L-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_SW0_L-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_SW0_L-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_SW0_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_SW0_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_SW0_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_SW0_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_SW0_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_SW0_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_SW0_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_SW0_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_SW0_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_SW0_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_SW0_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_SW0_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_SW0_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_SW0_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_SW0_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_SW0_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_SW0_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_SW0_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_SW0_L-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_SW0_L-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_SW0_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_SW0_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_SW0_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_SW0_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_SW0_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_SW0_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_SW0_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_SW0_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_SW0_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_SW0_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_SW0_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_SW0_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_SW0_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_SW0_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_SW0_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_SW0_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_SW0_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_SW0_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_SW0_L-INT-proginv-CELL.IOCLK_W[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_W[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[2] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_STUB[2]">INT: !buffer CELL.SINGLE_HS[2] ← CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_HS[2]">INT: !buffer CELL.SINGLE_HS_STUB[2] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_VW[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_IO_W[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_SW0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_SW0_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_SW0_L-INT-proginv-CELL.IOCLK_S[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_S[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_SW0_L-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_SW0_L-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_SW0_L-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_SW0_L-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_SW0_L-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_SW0_L-MISC_SW-READBACK_MODE[1]">MISC_SW:  READBACK_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_SW0_L-MISC_SW-READBACK_MODE[0]">MISC_SW:  READBACK_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_SW0_L-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_SW0_L-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW0_L rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN_N[9][4]" title="MAIN_N[9][4]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_VW_S_STUB[2]-CELL.SINGLE_VW_S[2]">INT: !buffer CELL.SINGLE_VW_S_STUB[2] ← CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW0_L-bit-MAIN_N[8][4]" title="MAIN_N[8][4]">
<a href="#xc3000-CLB_SW0_L-INT-progbuf-CELL.SINGLE_VW_S[2]-CELL.SINGLE_VW_S_STUB[2]">INT: !buffer CELL.SINGLE_VW_S[2] ← CELL.SINGLE_VW_S_STUB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_sw1_l"><a class="header" href="#tile-clb_sw1_l">Tile CLB_SW1_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-14"><a class="header" href="#switchbox-int-14">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_STUB[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_STUB[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_STUB[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_HS_STUB[0]-CELL.SINGLE_HS[0]"><td>CELL.SINGLE_HS_STUB[0]</td><td>CELL.SINGLE_HS[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_VW_S[4]-CELL.SINGLE_VW_S_STUB[4]"><td>CELL.SINGLE_VW_S[4]</td><td>CELL.SINGLE_VW_S_STUB[4]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN_N[8][4]">!MAIN_N[8][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_VW_S_STUB[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW_S_STUB[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN_N[9][4]">!MAIN_N[9][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_W[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[8][0]">!MAIN[8][0]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_W[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_W[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][2]">!MAIN[7][2]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][2]">!MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][2]">!MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[12][10]">!MAIN[12][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S_STUB[4]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][10]">!MAIN[2][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H_STUB[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS_STUB[0]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_HS_STUB[0]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S_STUB[4]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S_STUB[4]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S_STUB[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S_STUB[4]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][10]">!MAIN[1][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW1_L-INT-proginv-CELL.IOCLK_W[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_W[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-INT-proginv-CELL.IOCLK_S[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_S[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_SW1_L-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[18][7]">MAIN[18][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][7]">MAIN[7][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][7]">MAIN[2][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][10]">MAIN[16][10]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-4"><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][12]">MAIN[22][12]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[28][12]">MAIN[28][12]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[26][12]">MAIN[26][12]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][12]">MAIN[23][12]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][7]">MAIN[24][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[25][5]">MAIN[25][5]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][8]">MAIN[23][8]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[26][7]">MAIN[26][7]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[25][8]">MAIN[25][8]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[26][6]">MAIN[26][6]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][8]">MAIN[27][8]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][7]">MAIN[27][7]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][12]">MAIN[27][12]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[28][6]">MAIN[28][6]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[20][1]">MAIN[20][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][0]">MAIN[1][0]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][1]">MAIN[1][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V_STUB[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][1]">MAIN[9][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][0]">MAIN[14][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][0]">MAIN[5][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][10]">MAIN[13][10]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][10]">MAIN[17][10]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[20][10]">MAIN[20][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][1]">MAIN[27][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][1]">MAIN[24][1]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_SW1_L-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_SW1_L-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_SW1_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][4]">MAIN[24][4]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-14"><a class="header" href="#bels-clb-14">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_SW1_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[10][8]">MAIN[10][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_SW1_L-CLB-F[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_SW1_L-CLB-F[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_SW1_L-CLB-F[2]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_SW1_L-CLB-F[3]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_SW1_L-CLB-F[4]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_SW1_L-CLB-F[5]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_SW1_L-CLB-F[6]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_SW1_L-CLB-F[7]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_SW1_L-CLB-F[8]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_SW1_L-CLB-F[9]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_SW1_L-CLB-F[10]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_SW1_L-CLB-F[11]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_SW1_L-CLB-F[12]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_SW1_L-CLB-F[13]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_SW1_L-CLB-F[14]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_SW1_L-CLB-F[15]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_SW1_L-CLB-G[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_SW1_L-CLB-G[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_SW1_L-CLB-G[2]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_SW1_L-CLB-G[3]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_SW1_L-CLB-G[4]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_SW1_L-CLB-G[5]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_SW1_L-CLB-G[6]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_SW1_L-CLB-G[7]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_SW1_L-CLB-G[8]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_SW1_L-CLB-G[9]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_SW1_L-CLB-G[10]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_SW1_L-CLB-G[11]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_SW1_L-CLB-G[12]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_SW1_L-CLB-G[13]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_SW1_L-CLB-G[14]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_SW1_L-CLB-G[15]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_SW1_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_SW1_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_SW1_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_SW1_L-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_SW1_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_SW1_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_SW1_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_SW1_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_SW1_L-CLB-MODE[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][5]">MAIN[10][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_SW1_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="xc3000-CLB_SW1_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[12][6]">MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_SW1_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="xc3000-CLB_SW1_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][6]">MAIN[9][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_SW1_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="xc3000-CLB_SW1_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][6]">MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_SW1_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_SW1_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_SW1_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[13][5]">MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_SW1_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[8][5]">MAIN[8][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_SW1_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_SW1_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[12][7]">MAIN[12][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_SW1_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="xc3000-CLB_SW1_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][7]">MAIN[10][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_SW1_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_SW1_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_SW1_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="xc3000-CLB_SW1_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][8]">MAIN[2][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-14"><a class="header" href="#bels-tbuf-14">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-8"><a class="header" href="#bels-pullup-8">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_SW1_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][9]">!MAIN[27][9]</a></td><td id="xc3000-CLB_SW1_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_SW1_L-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-11"><a class="header" href="#bels-io-11">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_SW1_L-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[28][10]">!MAIN[28][10]</a></td><td id="xc3000-CLB_SW1_L-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[26][5]">!MAIN[26][5]</a></td><td id="xc3000-CLB_SW1_L-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td><td id="xc3000-CLB_SW1_L-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_SW1_L-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="xc3000-CLB_SW1_L-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc3000-CLB_SW1_L-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="xc3000-CLB_SW1_L-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_SW1_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_SW1_L-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_SW1_L-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_SW1_L-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW1_L-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_SW1_L-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[2][11]">!MAIN[2][11]</a></td><td id="xc3000-CLB_SW1_L-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][8]">!MAIN[9][8]</a></td><td id="xc3000-CLB_SW1_L-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td><td id="xc3000-CLB_SW1_L-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_SW1_L-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[8][11]">!MAIN[8][11]</a></td><td id="xc3000-CLB_SW1_L-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="xc3000-CLB_SW1_L-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[11][0]">!MAIN[11][0]</a></td><td id="xc3000-CLB_SW1_L-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_SW1_L-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[26][8]">MAIN[26][8]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_SW1_L-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_SW1_L-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[12][0]">MAIN[12][0]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_SW1_L-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[9][0]">MAIN[9][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_SW1_L-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][10]">MAIN[27][10]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_SW1_L-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[28][5]">MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_SW1_L-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[18][0]">MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_SW1_L-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_SW1_L-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[25][12]">MAIN[25][12]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_SW1_L-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[27][6]">MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_SW1_L-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[15][0]">MAIN[15][0]</a></td></tr>

<tr id="xc3000-CLB_SW1_L-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_SW1_L-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[6][0]">MAIN[6][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_sw-1"><a class="header" href="#bels-misc_sw-1">Bels MISC_SW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel MISC_SW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel MISC_SW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SW</th></tr>

</thead>

<tbody>
<tr><td>READBACK_MODE</td><td><a href="#xc3000-CLB_SW1_L-MISC_SW-READBACK_MODE">[enum: READBACK_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L enum READBACK_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW1_L-MISC_SW-READBACK_MODE"><th>MISC_SW.READBACK_MODE</th><td id="xc3000-CLB_SW1_L-MISC_SW-READBACK_MODE[1]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_SW1_L-MISC_SW-READBACK_MODE[0]"><a href="#xc3000-CLB_SW1_L-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

</thead>

<tbody>
<tr><td>COMMAND</td><td>0</td><td>0</td></tr>

<tr><td>ONCE</td><td>0</td><td>1</td></tr>

<tr><td>DISABLE</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-14"><a class="header" href="#bel-wires-14">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-14"><a class="header" href="#bitstream-14">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#xc3000-CLB_SW1_L-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-4">INT: mux CELL.IMUX_IO_W_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_SW1_L-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_SW1_L-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#xc3000-CLB_SW1_L-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#xc3000-CLB_SW1_L-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S_STUB[4]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S_STUB[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S_STUB[4]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S_STUB[4]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_SW1_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_SW1_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_H[0]-CELL.SINGLE_H_STUB[0]">INT: !buffer CELL.SINGLE_H[0] ← CELL.SINGLE_H_STUB[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_H_STUB[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.SINGLE_H_STUB[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_SW1_L-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_SW1_L-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_SW1_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_SW1_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_SW1_L-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_SW1_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_SW1_L-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_SW1_L-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_SW1_L-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_SW1_L-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_SW1_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_SW1_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_SW1_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_SW1_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_SW1_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_SW1_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_SW1_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_SW1_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_SW1_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_SW1_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_SW1_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_SW1_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_SW1_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_SW1_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_SW1_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_SW1_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_SW1_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_SW1_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_SW1_L-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_SW1_L-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_SW1_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_SW1_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_SW1_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_SW1_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_SW1_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_SW1_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_SW1_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_SW1_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_SW1_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_SW1_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_SW1_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_SW1_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_SW1_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_SW1_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_SW1_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_SW1_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_SW1_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_SW1_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_SW1_L-INT-proginv-CELL.IOCLK_W[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_W[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[2] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_STUB[0]">INT: !buffer CELL.SINGLE_HS[0] ← CELL.SINGLE_HS_STUB[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_HS_STUB[0]-CELL.SINGLE_HS[0]">INT: !buffer CELL.SINGLE_HS_STUB[0] ← CELL.SINGLE_HS[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_VW[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_IO_W[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_SW1_L-INT-bipass-CELL.SINGLE_HS_STUB[0]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_HS_STUB[0] = CELL.SINGLE_VW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_SW1_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_SW1_L-INT-proginv-CELL.IOCLK_S[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_S[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_SW1_L-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_SW1_L-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_SW1_L-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_SW1_L-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_SW1_L-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_SW1_L-MISC_SW-READBACK_MODE[1]">MISC_SW:  READBACK_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_SW1_L-MISC_SW-READBACK_MODE[0]">MISC_SW:  READBACK_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_SW1_L-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_SW1_L-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW1_L rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN_N[9][4]" title="MAIN_N[9][4]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_VW_S_STUB[4]-CELL.SINGLE_VW_S[4]">INT: !buffer CELL.SINGLE_VW_S_STUB[4] ← CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW1_L-bit-MAIN_N[8][4]" title="MAIN_N[8][4]">
<a href="#xc3000-CLB_SW1_L-INT-progbuf-CELL.SINGLE_VW_S[4]-CELL.SINGLE_VW_S_STUB[4]">INT: !buffer CELL.SINGLE_VW_S[4] ← CELL.SINGLE_VW_S_STUB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_sw2_l"><a class="header" href="#tile-clb_sw2_l">Tile CLB_SW2_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-15"><a class="header" href="#switchbox-int-15">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_STUB[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_STUB[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_HS[4]"><td>CELL.SINGLE_HS_STUB[4]</td><td>CELL.SINGLE_HS[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_STUB[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_STUB[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_VW_STUB[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_VW_STUB[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_W[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][0]">!MAIN[8][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_W[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_W[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][2]">!MAIN[7][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][2]">!MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][2]">!MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[12][10]">!MAIN[12][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][10]">!MAIN[2][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VW_STUB[4]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_VW_STUB[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_HS_STUB[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][10]">!MAIN[1][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW2_L-INT-proginv-CELL.IOCLK_W[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_W[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-INT-proginv-CELL.IOCLK_S[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_S[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_SW2_L-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[18][7]">MAIN[18][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_SW2_L-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][7]">MAIN[7][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][7]">MAIN[2][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][10]">MAIN[16][10]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-4"><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][12]">MAIN[22][12]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[28][12]">MAIN[28][12]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[26][12]">MAIN[26][12]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][12]">MAIN[23][12]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][7]">MAIN[24][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[25][5]">MAIN[25][5]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][8]">MAIN[23][8]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[26][7]">MAIN[26][7]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[25][8]">MAIN[25][8]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[26][6]">MAIN[26][6]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][8]">MAIN[27][8]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][7]">MAIN[27][7]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][12]">MAIN[27][12]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[28][6]">MAIN[28][6]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][1]">MAIN[20][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][0]">MAIN[1][0]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][1]">MAIN[1][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][1]">MAIN[9][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][0]">MAIN[14][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][0]">MAIN[5][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][10]">MAIN[13][10]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][10]">MAIN[17][10]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][10]">MAIN[20][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][1]">MAIN[27][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][1]">MAIN[24][1]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_SW2_L-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_SW2_L-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_SW2_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][4]">MAIN[24][4]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-15"><a class="header" href="#bels-clb-15">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_SW2_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[10][8]">MAIN[10][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_SW2_L-CLB-F[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_SW2_L-CLB-F[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_SW2_L-CLB-F[2]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_SW2_L-CLB-F[3]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_SW2_L-CLB-F[4]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_SW2_L-CLB-F[5]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_SW2_L-CLB-F[6]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_SW2_L-CLB-F[7]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_SW2_L-CLB-F[8]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_SW2_L-CLB-F[9]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_SW2_L-CLB-F[10]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_SW2_L-CLB-F[11]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_SW2_L-CLB-F[12]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_SW2_L-CLB-F[13]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_SW2_L-CLB-F[14]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_SW2_L-CLB-F[15]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_SW2_L-CLB-G[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_SW2_L-CLB-G[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_SW2_L-CLB-G[2]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_SW2_L-CLB-G[3]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_SW2_L-CLB-G[4]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_SW2_L-CLB-G[5]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_SW2_L-CLB-G[6]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_SW2_L-CLB-G[7]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_SW2_L-CLB-G[8]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_SW2_L-CLB-G[9]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_SW2_L-CLB-G[10]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_SW2_L-CLB-G[11]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_SW2_L-CLB-G[12]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_SW2_L-CLB-G[13]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_SW2_L-CLB-G[14]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_SW2_L-CLB-G[15]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_SW2_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_SW2_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_SW2_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_SW2_L-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_SW2_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_SW2_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_SW2_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_SW2_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_SW2_L-CLB-MODE[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][5]">MAIN[10][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_SW2_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="xc3000-CLB_SW2_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[12][6]">MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_SW2_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="xc3000-CLB_SW2_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][6]">MAIN[9][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_SW2_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="xc3000-CLB_SW2_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][6]">MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_SW2_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_SW2_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_SW2_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[13][5]">MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_SW2_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][5]">MAIN[8][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_SW2_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_SW2_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[12][7]">MAIN[12][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_SW2_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="xc3000-CLB_SW2_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][7]">MAIN[10][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_SW2_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_SW2_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_SW2_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="xc3000-CLB_SW2_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][8]">MAIN[2][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-15"><a class="header" href="#bels-tbuf-15">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-9"><a class="header" href="#bels-pullup-9">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_SW2_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][9]">!MAIN[27][9]</a></td><td id="xc3000-CLB_SW2_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_SW2_L-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-12"><a class="header" href="#bels-io-12">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_SW2_L-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[28][10]">!MAIN[28][10]</a></td><td id="xc3000-CLB_SW2_L-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[26][5]">!MAIN[26][5]</a></td><td id="xc3000-CLB_SW2_L-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td><td id="xc3000-CLB_SW2_L-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_SW2_L-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="xc3000-CLB_SW2_L-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc3000-CLB_SW2_L-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="xc3000-CLB_SW2_L-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_SW2_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_SW2_L-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_SW2_L-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_SW2_L-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW2_L-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_SW2_L-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[2][11]">!MAIN[2][11]</a></td><td id="xc3000-CLB_SW2_L-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][8]">!MAIN[9][8]</a></td><td id="xc3000-CLB_SW2_L-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td><td id="xc3000-CLB_SW2_L-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_SW2_L-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[8][11]">!MAIN[8][11]</a></td><td id="xc3000-CLB_SW2_L-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="xc3000-CLB_SW2_L-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[11][0]">!MAIN[11][0]</a></td><td id="xc3000-CLB_SW2_L-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_SW2_L-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[26][8]">MAIN[26][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_SW2_L-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_SW2_L-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[12][0]">MAIN[12][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_SW2_L-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[9][0]">MAIN[9][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_SW2_L-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][10]">MAIN[27][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_SW2_L-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[28][5]">MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_SW2_L-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[18][0]">MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_SW2_L-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_SW2_L-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[25][12]">MAIN[25][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_SW2_L-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[27][6]">MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_SW2_L-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[15][0]">MAIN[15][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_L-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_SW2_L-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[6][0]">MAIN[6][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_sw-2"><a class="header" href="#bels-misc_sw-2">Bels MISC_SW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel MISC_SW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel MISC_SW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SW</th></tr>

</thead>

<tbody>
<tr><td>READBACK_MODE</td><td><a href="#xc3000-CLB_SW2_L-MISC_SW-READBACK_MODE">[enum: READBACK_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L enum READBACK_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW2_L-MISC_SW-READBACK_MODE"><th>MISC_SW.READBACK_MODE</th><td id="xc3000-CLB_SW2_L-MISC_SW-READBACK_MODE[1]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_SW2_L-MISC_SW-READBACK_MODE[0]"><a href="#xc3000-CLB_SW2_L-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

</thead>

<tbody>
<tr><td>COMMAND</td><td>0</td><td>0</td></tr>

<tr><td>ONCE</td><td>0</td><td>1</td></tr>

<tr><td>DISABLE</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-15"><a class="header" href="#bel-wires-15">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-15"><a class="header" href="#bitstream-15">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#xc3000-CLB_SW2_L-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-4">INT: mux CELL.IMUX_IO_W_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_SW2_L-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_SW2_L-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#xc3000-CLB_SW2_L-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#xc3000-CLB_SW2_L-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_SW2_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_SW2_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_VW_STUB[4]-CELL.SINGLE_VW[4]">INT: !buffer CELL.SINGLE_VW_STUB[4] ← CELL.SINGLE_VW[4]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_STUB[4]">INT: !buffer CELL.SINGLE_VW[4] ← CELL.SINGLE_VW_STUB[4]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]">INT: !buffer CELL.SINGLE_H_STUB[2] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]">INT: !buffer CELL.SINGLE_H[2] ← CELL.SINGLE_H_STUB[2]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_SW2_L-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_SW2_L-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_SW2_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_SW2_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_SW2_L-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_SW2_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_SW2_L-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_SW2_L-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_SW2_L-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_SW2_L-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_SW2_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_SW2_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_SW2_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_SW2_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_SW2_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_SW2_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_SW2_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_SW2_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_SW2_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_SW2_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_SW2_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_SW2_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_SW2_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_SW2_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_SW2_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_SW2_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_SW2_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_SW2_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_SW2_L-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_SW2_L-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_SW2_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_SW2_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_SW2_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_SW2_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_SW2_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_SW2_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_SW2_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_SW2_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_SW2_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_SW2_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_SW2_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_SW2_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_SW2_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_SW2_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_SW2_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_SW2_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_SW2_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_SW2_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_SW2_L-INT-proginv-CELL.IOCLK_W[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_W[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[2] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_STUB[4]">INT: !buffer CELL.SINGLE_HS[4] ← CELL.SINGLE_HS_STUB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_HS[4]">INT: !buffer CELL.SINGLE_HS_STUB[4] ← CELL.SINGLE_HS[4]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_VW[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_IO_W[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_SW2_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VW_STUB[4]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VW_STUB[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_SW2_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_SW2_L-INT-proginv-CELL.IOCLK_S[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_S[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_SW2_L-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_SW2_L-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_SW2_L-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_SW2_L-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_SW2_L-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_SW2_L-MISC_SW-READBACK_MODE[1]">MISC_SW:  READBACK_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_SW2_L-MISC_SW-READBACK_MODE[0]">MISC_SW:  READBACK_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_SW2_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_SW2_L-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_SW2_L-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_L rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_sw2_s"><a class="header" href="#tile-clb_sw2_s">Tile CLB_SW2_S</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-16"><a class="header" href="#switchbox-int-16">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_STUB[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_STUB[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_STUB[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_HS[4]"><td>CELL.SINGLE_HS_STUB[4]</td><td>CELL.SINGLE_HS[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_STUB[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_STUB[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_VW_STUB[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_VW_STUB[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_W[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][0]">!MAIN[8][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_W[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_W[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][2]">!MAIN[7][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_I_S1</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_W_Q_S1</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][2]">!MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][2]">!MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[12][10]">!MAIN[12][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][10]">!MAIN[2][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_H_STUB[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VW_STUB[4]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_VW_STUB[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_HS_STUB[4]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[1]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[2]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[2]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[3]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[3]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]"><td>CELL.SINGLE_VW[4]</td><td>CELL.SINGLE_VW_S[4]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][10]">!MAIN[1][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SW2_S-INT-proginv-CELL.IOCLK_W[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_W[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-INT-proginv-CELL.IOCLK_S[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_S[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_SW2_S-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[18][7]">MAIN[18][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_SW2_S-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][7]">MAIN[7][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][7]">MAIN[2][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][10]">MAIN[16][10]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-4"><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][12]">MAIN[22][12]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[28][12]">MAIN[28][12]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[26][12]">MAIN[26][12]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][12]">MAIN[23][12]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][7]">MAIN[24][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[25][5]">MAIN[25][5]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][8]">MAIN[23][8]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[26][7]">MAIN[26][7]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[25][8]">MAIN[25][8]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[26][6]">MAIN[26][6]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][8]">MAIN[27][8]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][7]">MAIN[27][7]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][12]">MAIN[27][12]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[28][6]">MAIN[28][6]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][1]">MAIN[20][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][0]">MAIN[1][0]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][1]">MAIN[1][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][1]">MAIN[9][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][0]">MAIN[14][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][0]">MAIN[5][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][10]">MAIN[13][10]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][10]">MAIN[17][10]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][10]">MAIN[20][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][1]">MAIN[27][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][1]">MAIN[24][1]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_SW2_S-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_SW2_S-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_SW2_S-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][4]">MAIN[24][4]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-16"><a class="header" href="#bels-clb-16">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_SW2_S-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[10][8]">MAIN[10][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_SW2_S-CLB-F[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_SW2_S-CLB-F[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_SW2_S-CLB-F[2]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_SW2_S-CLB-F[3]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_SW2_S-CLB-F[4]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_SW2_S-CLB-F[5]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_SW2_S-CLB-F[6]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_SW2_S-CLB-F[7]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_SW2_S-CLB-F[8]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_SW2_S-CLB-F[9]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_SW2_S-CLB-F[10]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_SW2_S-CLB-F[11]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_SW2_S-CLB-F[12]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_SW2_S-CLB-F[13]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_SW2_S-CLB-F[14]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_SW2_S-CLB-F[15]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_SW2_S-CLB-G[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_SW2_S-CLB-G[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_SW2_S-CLB-G[2]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_SW2_S-CLB-G[3]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_SW2_S-CLB-G[4]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_SW2_S-CLB-G[5]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_SW2_S-CLB-G[6]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_SW2_S-CLB-G[7]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_SW2_S-CLB-G[8]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_SW2_S-CLB-G[9]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_SW2_S-CLB-G[10]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_SW2_S-CLB-G[11]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_SW2_S-CLB-G[12]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_SW2_S-CLB-G[13]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_SW2_S-CLB-G[14]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_SW2_S-CLB-G[15]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_SW2_S-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_SW2_S-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_SW2_S-CLB-EC_ENABLE"><a href="#xc3000-CLB_SW2_S-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_SW2_S-CLB-RD_ENABLE"><a href="#xc3000-CLB_SW2_S-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_SW2_S-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_SW2_S-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_SW2_S-CLB-MODE[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][5]">MAIN[10][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_SW2_S-CLB-MUX_F2[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="xc3000-CLB_SW2_S-CLB-MUX_F2[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[12][6]">MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_SW2_S-CLB-MUX_G2[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="xc3000-CLB_SW2_S-CLB-MUX_G2[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][6]">MAIN[9][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_SW2_S-CLB-MUX_F3[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="xc3000-CLB_SW2_S-CLB-MUX_F3[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][6]">MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_SW2_S-CLB-MUX_G3[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_SW2_S-CLB-MUX_G3[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_SW2_S-CLB-MUX_F4[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[13][5]">MAIN[13][5]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_SW2_S-CLB-MUX_G4[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][5]">MAIN[8][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_SW2_S-CLB-MUX_DX[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_SW2_S-CLB-MUX_DX[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[12][7]">MAIN[12][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_SW2_S-CLB-MUX_DY[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="xc3000-CLB_SW2_S-CLB-MUX_DY[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][7]">MAIN[10][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_SW2_S-CLB-MUX_X[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_SW2_S-CLB-MUX_X[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_SW2_S-CLB-MUX_Y[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="xc3000-CLB_SW2_S-CLB-MUX_Y[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][8]">MAIN[2][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-16"><a class="header" href="#bels-tbuf-16">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-10"><a class="header" href="#bels-pullup-10">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_SW2_S-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][9]">!MAIN[27][9]</a></td><td id="xc3000-CLB_SW2_S-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_SW2_S-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-13"><a class="header" href="#bels-io-13">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_SW2_S-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[28][10]">!MAIN[28][10]</a></td><td id="xc3000-CLB_SW2_S-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[26][5]">!MAIN[26][5]</a></td><td id="xc3000-CLB_SW2_S-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[19][0]">!MAIN[19][0]</a></td><td id="xc3000-CLB_SW2_S-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_SW2_S-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="xc3000-CLB_SW2_S-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc3000-CLB_SW2_S-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="xc3000-CLB_SW2_S-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_SW2_S-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_SW2_S-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_SW2_S-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_SW2_S-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SW2_S-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_SW2_S-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[2][11]">!MAIN[2][11]</a></td><td id="xc3000-CLB_SW2_S-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][8]">!MAIN[9][8]</a></td><td id="xc3000-CLB_SW2_S-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[14][1]">!MAIN[14][1]</a></td><td id="xc3000-CLB_SW2_S-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_SW2_S-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[8][11]">!MAIN[8][11]</a></td><td id="xc3000-CLB_SW2_S-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="xc3000-CLB_SW2_S-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[11][0]">!MAIN[11][0]</a></td><td id="xc3000-CLB_SW2_S-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_SW2_S-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[26][8]">MAIN[26][8]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_SW2_S-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_SW2_S-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[12][0]">MAIN[12][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_SW2_S-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[9][0]">MAIN[9][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_SW2_S-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][10]">MAIN[27][10]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_SW2_S-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[28][5]">MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_SW2_S-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[18][0]">MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_SW2_S-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_SW2_S-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[25][12]">MAIN[25][12]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_SW2_S-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[27][6]">MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_SW2_S-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[15][0]">MAIN[15][0]</a></td></tr>

<tr id="xc3000-CLB_SW2_S-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_SW2_S-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[6][0]">MAIN[6][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_sw-3"><a class="header" href="#bels-misc_sw-3">Bels MISC_SW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel MISC_SW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel MISC_SW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SW</th></tr>

</thead>

<tbody>
<tr><td>READBACK_MODE</td><td><a href="#xc3000-CLB_SW2_S-MISC_SW-READBACK_MODE">[enum: READBACK_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S enum READBACK_MODE</caption>
<thead>
<tr id="xc3000-CLB_SW2_S-MISC_SW-READBACK_MODE"><th>MISC_SW.READBACK_MODE</th><td id="xc3000-CLB_SW2_S-MISC_SW-READBACK_MODE[1]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_SW2_S-MISC_SW-READBACK_MODE[0]"><a href="#xc3000-CLB_SW2_S-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

</thead>

<tbody>
<tr><td>COMMAND</td><td>0</td><td>0</td></tr>

<tr><td>ONCE</td><td>0</td><td>1</td></tr>

<tr><td>DISABLE</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-16"><a class="header" href="#bel-wires-16">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-16"><a class="header" href="#bitstream-16">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#xc3000-CLB_SW2_S-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[0]-4">INT: mux CELL.IMUX_IO_W_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[0]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_SW2_S-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_SW2_S-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[3]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[3]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#xc3000-CLB_SW2_S-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#xc3000-CLB_SW2_S-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_W[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VW_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[1]-CELL.SINGLE_VW_S[2]">INT: !bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[3]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_S[4]">INT: !bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_SW2_S-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_SW2_S-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_W_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_W_I_S1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_W[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_VW_STUB[4]-CELL.SINGLE_VW[4]">INT: !buffer CELL.SINGLE_VW_STUB[4] ← CELL.SINGLE_VW[4]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_VW[4]-CELL.SINGLE_VW_STUB[4]">INT: !buffer CELL.SINGLE_VW[4] ← CELL.SINGLE_VW_STUB[4]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_W_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_W_Q_S1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_H_STUB[2]-CELL.SINGLE_H[2]">INT: !buffer CELL.SINGLE_H_STUB[2] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_H[2]-CELL.SINGLE_H_STUB[2]">INT: !buffer CELL.SINGLE_H[2] ← CELL.SINGLE_H_STUB[2]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_SW2_S-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_SW2_S-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_SW2_S-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_SW2_S-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_SW2_S-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_SW2_S-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_SW2_S-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_SW2_S-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_SW2_S-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_SW2_S-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_SW2_S-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_SW2_S-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_SW2_S-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_SW2_S-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_SW2_S-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_SW2_S-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_SW2_S-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_SW2_S-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_SW2_S-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_SW2_S-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_SW2_S-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_SW2_S-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_SW2_S-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_SW2_S-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_SW2_S-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_SW2_S-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_SW2_S-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_SW2_S-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_SW2_S-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_SW2_S-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_SW2_S-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_SW2_S-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_SW2_S-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_SW2_S-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_SW2_S-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_SW2_S-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_SW2_S-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_SW2_S-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_SW2_S-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_SW2_S-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_SW2_S-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_SW2_S-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_SW2_S-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_SW2_S-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_SW2_S-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_SW2_S-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_SW2_S-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_SW2_S-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_SW2_S-INT-proginv-CELL.IOCLK_W[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_W[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[2] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_STUB[4]">INT: !buffer CELL.SINGLE_HS[4] ← CELL.SINGLE_HS_STUB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_HS[4]">INT: !buffer CELL.SINGLE_HS_STUB[4] ← CELL.SINGLE_HS[4]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[3]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS_STUB[4]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_VW[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_IO_W[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_SW2_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VW_STUB[4]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VW_STUB[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_SW2_S-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_SW2_S-INT-proginv-CELL.IOCLK_S[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_S[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_SW2_S-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_SW2_S-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_SW2_S-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_SW2_S-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_SW2_S-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_SW2_S-MISC_SW-READBACK_MODE[1]">MISC_SW:  READBACK_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_SW2_S-MISC_SW-READBACK_MODE[0]">MISC_SW:  READBACK_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_SW2_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_SW2_S-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SW2_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_SW2_S-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SW2_S rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_se0_l"><a class="header" href="#tile-clb_se0_l">Tile CLB_SE0_L</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-17"><a class="header" href="#switchbox-int-17">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_H[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_HS[2]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V_S[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN_N[34][4]">!MAIN_N[34][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V_S_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN_N[33][4]">!MAIN_N[33][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_VE_S[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE_S[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN_N[8][0]">!MAIN_N[8][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_VE_S_STUB[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE_S_STUB[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN_N[7][0]">!MAIN_N[7][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][2]">!MAIN[27][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_E[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_S[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][0]">!MAIN[22][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_E[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_E[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[13][10]">!MAIN[13][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][10]">!MAIN[28][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][10]">!MAIN[7][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][9]">!MAIN[6][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][10]">!MAIN[10][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][10]">!MAIN[8][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][2]">!MAIN[28][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_OSC"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_OSC</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][2]">!MAIN[26][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][3]">!MAIN[29][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][8]">!MAIN[23][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][8]">!MAIN[9][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][8]">!MAIN[7][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_OSC"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_OSC</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][11]">!MAIN[33][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][11]">!MAIN[29][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][11]">!MAIN[31][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][11]">!MAIN[32][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][10]">!MAIN[35][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][11]">!MAIN[9][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][11]">!MAIN[10][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][11]">!MAIN[6][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][12]">!MAIN[31][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][12]">!MAIN[29][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][12]">!MAIN[26][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][12]">!MAIN[30][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][11]">!MAIN[27][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[13][11]">!MAIN[13][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][11]">!MAIN[8][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][11]">!MAIN[7][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][12]">!MAIN[25][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][11]">!MAIN[24][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][11]">!MAIN[19][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][11]">!MAIN[16][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][12]">!MAIN[24][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][11]">!MAIN[2][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][11]">!MAIN[18][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][10]">!MAIN[15][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][11]">!MAIN[17][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][10]">!MAIN[17][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[12][11]">!MAIN[12][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][11]">!MAIN[11][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][11]">!MAIN[35][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][12]">!MAIN[35][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][12]">!MAIN[34][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][12]">!MAIN[28][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][11]">!MAIN[28][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][11]">!MAIN[30][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][12]">!MAIN[23][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][11]">!MAIN[23][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][11]">!MAIN[21][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][11]">!MAIN[14][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][10]">!MAIN[16][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][10]">!MAIN[19][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][3]">!MAIN[14][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][2]">!MAIN[18][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][2]">!MAIN[19][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][3]">!MAIN[33][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][2]">!MAIN[35][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][3]">!MAIN[34][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][2]">!MAIN[31][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][3]">!MAIN[28][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][3]">!MAIN[19][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][12]">!MAIN[32][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][11]">!MAIN[34][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][12]">!MAIN[27][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][11]">!MAIN[25][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][12]">!MAIN[33][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][11]">!MAIN[26][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][11]">!MAIN[22][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][12]">!MAIN[22][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][11]">!MAIN[20][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][10]">!MAIN[20][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][11]">!MAIN[15][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][10]">!MAIN[18][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SE0_L-INT-proginv-CELL.IOCLK_E[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_E[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-INT-proginv-CELL.IOCLK_S[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_S[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][0]">!MAIN[11][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][7]">MAIN[28][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][7]">MAIN[30][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][7]">MAIN[29][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][8]">MAIN[28][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][7]">MAIN[33][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][7]">MAIN[31][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][8]">MAIN[34][8]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][8]">MAIN[31][8]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][7]">MAIN[32][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][8]">MAIN[15][8]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][7]">MAIN[34][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][7]">MAIN[35][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][9]">MAIN[24][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][9]">MAIN[25][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][9]">MAIN[28][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][10]">MAIN[29][10]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][9]">MAIN[29][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][8]">MAIN[29][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][7]">MAIN[16][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][9]">MAIN[26][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][9]">MAIN[27][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][10]">MAIN[30][10]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][9]">MAIN[30][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][9]">MAIN[1][9]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][6]">MAIN[8][6]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][5]">MAIN[9][5]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][8]">MAIN[8][8]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[12][6]">MAIN[12][6]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][7]">MAIN[1][7]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][8]">MAIN[2][8]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][6]">MAIN[2][6]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][0]">MAIN[35][0]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][1]">MAIN[34][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][1]">MAIN[15][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][1]">MAIN[27][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][1]">MAIN[23][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][0]">MAIN[28][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][0]">MAIN[21][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][0]">MAIN[30][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][0]">MAIN[19][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][10]">MAIN[27][10]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][10]">MAIN[24][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][10]">MAIN[31][10]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][10]">MAIN[34][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][7]">MAIN[10][7]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[11][10]">MAIN[11][10]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[12][10]">MAIN[12][10]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-8"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-7"><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-6"><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-5"><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][1]">MAIN[3][1]</a></td><td>CELL.IMUX_BUFG</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_E_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_OSC</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][4]">MAIN[4][4]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg"><a class="header" href="#switchbox-bufg">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.ACLK</td><td>CELL.IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-17"><a class="header" href="#bels-clb-17">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_SE0_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[24][8]">MAIN[24][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_SE0_L-CLB-F[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_SE0_L-CLB-F[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_SE0_L-CLB-F[2]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_SE0_L-CLB-F[3]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_SE0_L-CLB-F[4]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_SE0_L-CLB-F[5]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_SE0_L-CLB-F[6]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_SE0_L-CLB-F[7]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_SE0_L-CLB-F[8]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_SE0_L-CLB-F[9]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][5]">!MAIN[33][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_SE0_L-CLB-F[10]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_SE0_L-CLB-F[11]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_SE0_L-CLB-F[12]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_SE0_L-CLB-F[13]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_SE0_L-CLB-F[14]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_SE0_L-CLB-F[15]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_SE0_L-CLB-G[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_SE0_L-CLB-G[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_SE0_L-CLB-G[2]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_SE0_L-CLB-G[3]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_SE0_L-CLB-G[4]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_SE0_L-CLB-G[5]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_SE0_L-CLB-G[6]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_SE0_L-CLB-G[7]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_SE0_L-CLB-G[8]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_SE0_L-CLB-G[9]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_SE0_L-CLB-G[10]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_SE0_L-CLB-G[11]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_SE0_L-CLB-G[12]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_SE0_L-CLB-G[13]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_SE0_L-CLB-G[14]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_SE0_L-CLB-G[15]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_SE0_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_SE0_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_SE0_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][8]">!MAIN[26][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_SE0_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_SE0_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_SE0_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_SE0_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_SE0_L-CLB-MODE[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][5]">MAIN[24][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_SE0_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][5]">MAIN[26][5]</a></td><td id="xc3000-CLB_SE0_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_SE0_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="xc3000-CLB_SE0_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][6]">MAIN[23][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_SE0_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][7]">MAIN[27][7]</a></td><td id="xc3000-CLB_SE0_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][6]">MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_SE0_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_SE0_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][6]">MAIN[22][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_SE0_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_SE0_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[22][5]">MAIN[22][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_SE0_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][7]">MAIN[25][7]</a></td><td id="xc3000-CLB_SE0_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][7]">MAIN[26][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_SE0_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_SE0_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][7]">MAIN[24][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_SE0_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[33][8]">MAIN[33][8]</a></td><td id="xc3000-CLB_SE0_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[30][8]">MAIN[30][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_SE0_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_SE0_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-17"><a class="header" href="#bels-tbuf-17">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-11"><a class="header" href="#bels-pullup-11">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_SE0_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][8]">!MAIN[10][8]</a></td><td id="xc3000-CLB_SE0_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][9]">!MAIN[7][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-14"><a class="header" href="#bels-io-14">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_SE0_L-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[0][8]">!MAIN[0][8]</a></td><td id="xc3000-CLB_SE0_L-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td><td id="xc3000-CLB_SE0_L-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[33][0]">!MAIN[33][0]</a></td><td id="xc3000-CLB_SE0_L-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_SE0_L-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[7][7]">MAIN[7][7]</a></td><td id="xc3000-CLB_SE0_L-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="xc3000-CLB_SE0_L-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="xc3000-CLB_SE0_L-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_SE0_L-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_SE0_L-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_SE0_L-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_SE0_L-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SE0_L-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_SE0_L-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[13][7]">!MAIN[13][7]</a></td><td id="xc3000-CLB_SE0_L-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][6]">!MAIN[5][6]</a></td><td id="xc3000-CLB_SE0_L-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[28][1]">!MAIN[28][1]</a></td><td id="xc3000-CLB_SE0_L-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_SE0_L-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][10]">!MAIN[9][10]</a></td><td id="xc3000-CLB_SE0_L-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[6][6]">!MAIN[6][6]</a></td><td id="xc3000-CLB_SE0_L-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[25][0]">!MAIN[25][0]</a></td><td id="xc3000-CLB_SE0_L-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr><td>OSC_PULLUP</td><td id="xc3000-CLB_SE0_L-IO_E[0]-OSC_PULLUP"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>-</td><td>-</td><td id="xc3000-CLB_SE0_L-IO_S[1]-OSC_PULLUP"><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_SE0_L-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][7]">MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_SE0_L-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_SE0_L-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[26][0]">MAIN[26][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_SE0_L-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[23][0]">MAIN[23][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_SE0_L-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][8]">MAIN[1][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_SE0_L-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][5]">MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_SE0_L-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[32][0]">MAIN[32][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_SE0_L-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[17][0]">MAIN[17][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_SE0_L-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][7]">MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_SE0_L-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_SE0_L-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[29][0]">MAIN[29][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_SE0_L-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob"><a class="header" href="#bels-clkiob">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>out</td><td>CELL.OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-osc"><a class="header" href="#bels-osc">Bels OSC</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel OSC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OSC</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>out</td><td>CELL.OUT_OSC</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel OSC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OSC</th></tr>

</thead>

<tbody>
<tr><td>MODE</td><td><a href="#xc3000-CLB_SE0_L-OSC-MODE">[enum: OSC_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum OSC_MODE</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-OSC-MODE"><th>OSC.MODE</th><td id="xc3000-CLB_SE0_L-OSC-MODE[2]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="xc3000-CLB_SE0_L-OSC-MODE[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_SE0_L-OSC-MODE[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][1]">MAIN[0][1]</a></td></tr>

</thead>

<tbody>
<tr><td>DISABLE</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>ENABLE</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>DIV2</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_se"><a class="header" href="#bels-misc_se">Bels MISC_SE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel MISC_SE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel MISC_SE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SE</th></tr>

</thead>

<tbody>
<tr><td>TLC</td><td id="xc3000-CLB_SE0_L-MISC_SE-TLC"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>DONE_PULLUP</td><td id="xc3000-CLB_SE0_L-MISC_SE-DONE_PULLUP"><a href="#xc3000-CLB_SE0_L-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 0</td><td id="xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 1</td><td id="xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[1]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 2</td><td id="xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[2]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[2][1]">MAIN[2][1]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 3</td><td id="xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[3]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 4</td><td id="xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[4]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 5</td><td id="xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[5]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[9][0]">!MAIN[9][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 6</td><td id="xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[6]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>DONETIME</td><td><a href="#xc3000-CLB_SE0_L-MISC_SE-DONETIME">[enum: STARTUP_SEQ]</a></td></tr>

<tr><td>RESETTIME</td><td><a href="#xc3000-CLB_SE0_L-MISC_SE-RESETTIME">[enum: STARTUP_SEQ]</a></td></tr>

<tr><td>SLOWOSC_HALT</td><td id="xc3000-CLB_SE0_L-MISC_SE-SLOWOSC_HALT"><a href="#xc3000-CLB_SE0_L-bit-MAIN[5][0]">MAIN[5][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L enum STARTUP_SEQ</caption>
<thead>
<tr id="xc3000-CLB_SE0_L-MISC_SE-DONETIME"><th>MISC_SE.DONETIME</th><td id="xc3000-CLB_SE0_L-MISC_SE-DONETIME[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[4][0]">MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_L-MISC_SE-RESETTIME"><th>MISC_SE.RESETTIME</th><td id="xc3000-CLB_SE0_L-MISC_SE-RESETTIME[0]"><a href="#xc3000-CLB_SE0_L-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>BEFORE</td><td>1</td></tr>

<tr><td>AFTER</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-17"><a class="header" href="#bel-wires-17">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

<tr><td>CELL.OUT_CLKIOB</td><td>CLKIOB.I</td></tr>

<tr><td>CELL.OUT_OSC</td><td>OSC.O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-17"><a class="header" href="#bitstream-17">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][11]" title="MAIN[35][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][11]" title="MAIN[29][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][11]" title="MAIN[26][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][11]" title="MAIN[25][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][11]" title="MAIN[24][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][11]" title="MAIN[23][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][11]" title="MAIN[22][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][11]" title="MAIN[21][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][11]" title="MAIN[20][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][11]" title="MAIN[19][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][11]" title="MAIN[18][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][11]" title="MAIN[17][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][11]" title="MAIN[16][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][11]" title="MAIN[15][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][11]" title="MAIN[14][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[13][11]" title="MAIN[13][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][10]" title="MAIN[19][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][10]" title="MAIN[18][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_SE0_L-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][10]" title="MAIN[7][10]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-4">INT: mux CELL.IMUX_IO_E_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]">INT: !buffer CELL.SINGLE_H_STUB[4] ← CELL.SINGLE_H[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]">INT: !buffer CELL.SINGLE_H[4] ← CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_SE0_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_SE0_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_SE0_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_SE0_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_SE0_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_SE0_L-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_SE0_L-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_SE0_L-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_SE0_L-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_SE0_L-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_SE0_L-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_SE0_L-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_SE0_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_SE0_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_SE0_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_SE0_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_SE0_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_SE0_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_SE0_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_SE0_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_SE0_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_SE0_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_SE0_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_SE0_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_SE0_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_SE0_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_SE0_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_SE0_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_SE0_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_SE0_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_SE0_L-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_SE0_L-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_SE0_L-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_SE0_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_SE0_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#xc3000-CLB_SE0_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#xc3000-CLB_SE0_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_SE0_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_SE0_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_SE0_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_SE0_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_SE0_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_SE0_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_SE0_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_SE0_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_SE0_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_SE0_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_SE0_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_SE0_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_SE0_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_SE0_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_SE0_L-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_SE0_L-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_SE0_L-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_STUB[2]">INT: !buffer CELL.SINGLE_HS[2] ← CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_HS[2]">INT: !buffer CELL.SINGLE_HS_STUB[2] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_SE0_L-INT-proginv-CELL.IOCLK_E[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_E[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_OSC">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_OSC</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_OSC">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_OSC</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_SE0_L-IO_E[0]-OSC_PULLUP">IO_E[0]:  OSC_PULLUP</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-1">INT: mux CELL.IMUX_BUFG bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_SE0_L-IO_S[1]-OSC_PULLUP">IO_S[1]:  OSC_PULLUP</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_S[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_SE0_L-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_IO_E[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-5">INT: mux CELL.IMUX_BUFG bit 5</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-4">INT: mux CELL.IMUX_BUFG bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-3">INT: mux CELL.IMUX_BUFG bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-2">INT: mux CELL.IMUX_BUFG bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-6">INT: mux CELL.IMUX_BUFG bit 6</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-8">INT: mux CELL.IMUX_BUFG bit 8</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_SE0_L-OSC-MODE[2]">OSC:  MODE bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_SE0_L-OSC-MODE[1]">OSC:  MODE bit 1</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-4">INT: mux CELL.IMUX_IO_S_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_SE0_L-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_SE0_L-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_SE0_L-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_SE0_L-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_SE0_L-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_SE0_L-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-7">INT: mux CELL.IMUX_BUFG bit 7</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_BUFG-0">INT: mux CELL.IMUX_BUFG bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[2]">MISC_SE:  REPROGRAM_ENABLE bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[0]">MISC_SE:  REPROGRAM_ENABLE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_SE0_L-OSC-MODE[0]">OSC:  MODE bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_SE0_L-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_SE0_L-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_SE0_L-INT-proginv-CELL.IOCLK_S[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_S[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[6]">MISC_SE:  REPROGRAM_ENABLE bit 6</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[5]">MISC_SE: ! REPROGRAM_ENABLE bit 5</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[4]">MISC_SE:  REPROGRAM_ENABLE bit 4</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[3]">MISC_SE: ! REPROGRAM_ENABLE bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-SLOWOSC_HALT">MISC_SE:  SLOWOSC_HALT</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-DONETIME[0]">MISC_SE:  DONETIME bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-RESETTIME[0]">MISC_SE:  RESETTIME bit 0</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-REPROGRAM_ENABLE[1]">MISC_SE:  REPROGRAM_ENABLE bit 1</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-TLC">MISC_SE: ! TLC</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_SE0_L-MISC_SE-DONE_PULLUP">MISC_SE: ! DONE_PULLUP</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_L rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN_N[34][4]" title="MAIN_N[34][4]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]">INT: !buffer CELL.SINGLE_V_S[0] ← CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN_N[33][4]" title="MAIN_N[33][4]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]">INT: !buffer CELL.SINGLE_V_S_STUB[0] ← CELL.SINGLE_V_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN_N[8][0]" title="MAIN_N[8][0]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_VE_S[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !buffer CELL.SINGLE_VE_S[2] ← CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_L-bit-MAIN_N[7][0]" title="MAIN_N[7][0]">
<a href="#xc3000-CLB_SE0_L-INT-progbuf-CELL.SINGLE_VE_S_STUB[2]-CELL.SINGLE_VE_S[2]">INT: !buffer CELL.SINGLE_VE_S_STUB[2] ← CELL.SINGLE_VE_S[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_se0_s"><a class="header" href="#tile-clb_se0_s">Tile CLB_SE0_S</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-18"><a class="header" href="#switchbox-int-18">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_H[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_HS[2]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V_S[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN_N[34][4]">!MAIN_N[34][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V_S_STUB[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN_N[33][4]">!MAIN_N[33][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_VE_S[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE_S[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN_N[8][0]">!MAIN_N[8][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_VE_S_STUB[2]-CELL.SINGLE_VE_S[2]"><td>CELL.SINGLE_VE_S_STUB[2]</td><td>CELL.SINGLE_VE_S[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN_N[7][0]">!MAIN_N[7][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][2]">!MAIN[27][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_E[0]"><td>CELL.LONG_IO_S[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_S[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][0]">!MAIN[22][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_E[1]"><td>CELL.LONG_IO_S[1]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V"><td>CELL.LONG_IO_S[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HS[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HS[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.SINGLE_H[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_S[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]"><td>CELL.LONG_IO_E[1]</td><td>CELL.SINGLE_H[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_S[1]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HS[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-progbuf-CELL.ACLK_V-CELL.ACLK"><td>CELL.ACLK_V</td><td>CELL.ACLK</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[13][10]">!MAIN[13][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][10]">!MAIN[28][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][10]">!MAIN[7][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][9]">!MAIN[6][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][10]">!MAIN[10][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_I_S1</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][10]">!MAIN[8][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_CLB_X_ES</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_E_Q_S1</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[0]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V"><td>CELL.SINGLE_HS[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[2]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_IO_S_Q[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][2]">!MAIN[28][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_OSC"><td>CELL.SINGLE_HS[3]</td><td>CELL.OUT_OSC</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_I[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][2]">!MAIN[26][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][3]">!MAIN[29][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][8]">!MAIN[23][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_I[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_S_Q_E1</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_I_E1</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_S_Q[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][8]">!MAIN[9][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][8]">!MAIN[7][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_OSC"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_OSC</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][11]">!MAIN[33][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][11]">!MAIN[29][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][11]">!MAIN[31][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][11]">!MAIN[32][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][10]">!MAIN[35][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][11]">!MAIN[9][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][11]">!MAIN[10][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][11]">!MAIN[6][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][12]">!MAIN[31][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][12]">!MAIN[29][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][12]">!MAIN[26][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][12]">!MAIN[30][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][11]">!MAIN[27][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[13][11]">!MAIN[13][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][11]">!MAIN[8][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][11]">!MAIN[7][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][12]">!MAIN[25][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][11]">!MAIN[24][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][11]">!MAIN[19][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][11]">!MAIN[16][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][12]">!MAIN[24][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][11]">!MAIN[2][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][10]">!MAIN[0][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][11]">!MAIN[18][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][12]">!MAIN[17][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][10]">!MAIN[15][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][11]">!MAIN[17][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][10]">!MAIN[17][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][11]">!MAIN[0][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][12]">!MAIN[3][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[12][11]">!MAIN[12][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][11]">!MAIN[11][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][11]">!MAIN[35][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][12]">!MAIN[35][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][12]">!MAIN[34][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][12]">!MAIN[28][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][11]">!MAIN[28][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][11]">!MAIN[30][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][12]">!MAIN[23][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][11]">!MAIN[23][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][12]">!MAIN[16][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][11]">!MAIN[21][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_H_STUB[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][11]">!MAIN[14][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][10]">!MAIN[16][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_STUB[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][10]">!MAIN[19][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][2]">!MAIN[14][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][3]">!MAIN[14][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_HS[0]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][2]">!MAIN[18][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][2]">!MAIN[19][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_HS[1]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_HS[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][3]">!MAIN[33][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_HS[3]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[3]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_E[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][2]">!MAIN[35][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_HS_E[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][3]">!MAIN[34][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][2]">!MAIN[31][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][3]">!MAIN[28][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_HS[4]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][3]">!MAIN[19][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_HS_STUB[2]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_HS_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[3]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HS_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HS_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][12]">!MAIN[32][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][11]">!MAIN[34][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][12]">!MAIN[27][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][11]">!MAIN[25][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S_STUB[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][12]">!MAIN[33][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][11]">!MAIN[26][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][11]">!MAIN[22][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][12]">!MAIN[22][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][11]">!MAIN[20][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][12]">!MAIN[18][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][10]">!MAIN[20][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][11]">!MAIN[15][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][10]">!MAIN[18][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][12]">!MAIN[9][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][12]">!MAIN[7][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[1]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][12]">!MAIN[8][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][12]">!MAIN[6][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][11]">!MAIN[4][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[2]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][12]">!MAIN[0][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S_STUB[2]"><td>CELL.SINGLE_VE[3]</td><td>CELL.SINGLE_VE_S_STUB[2]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[3]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]"><td>CELL.SINGLE_VE[4]</td><td>CELL.SINGLE_VE_S[4]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_SE0_S-INT-proginv-CELL.IOCLK_E[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_E[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-INT-proginv-CELL.IOCLK_S[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_S[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][0]">!MAIN[11][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][7]">MAIN[28][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][7]">MAIN[30][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][7]">MAIN[29][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][8]">MAIN[28][8]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_Y_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][7]">MAIN[33][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][7]">MAIN[31][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][8]">MAIN[34][8]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][8]">MAIN[31][8]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][7]">MAIN[32][7]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][7]">MAIN[21][7]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][8]">MAIN[15][8]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_IO_S_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][7]">MAIN[34][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][7]">MAIN[35][7]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][9]">MAIN[24][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][9]">MAIN[25][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][8]">MAIN[21][8]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>N.LONG_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][9]">MAIN[28][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][10]">MAIN[29][10]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][9]">MAIN[29][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][8]">MAIN[29][8]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][7]">MAIN[16][7]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][9]">MAIN[26][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][9]">MAIN[27][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][10]">MAIN[30][10]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][9]">MAIN[30][9]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][9]">MAIN[1][9]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][6]">MAIN[8][6]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][5]">MAIN[9][5]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][8]">MAIN[8][8]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[12][6]">MAIN[12][6]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][7]">MAIN[1][7]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][8]">MAIN[2][8]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][6]">MAIN[2][6]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_S_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][0]">MAIN[35][0]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][1]">MAIN[34][1]</a></td><td>CELL.IMUX_IO_S_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_S_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][1]">MAIN[15][1]</a></td><td>CELL.IMUX_IO_S_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_S_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[0]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[0]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][1]">MAIN[27][1]</a></td><td>CELL.IMUX_IO_S_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_S_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[1]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[1]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][1]">MAIN[23][1]</a></td><td>CELL.IMUX_IO_S_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HS[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_S_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_IK[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][0]">MAIN[28][0]</a></td><td>CELL.IMUX_IO_S_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_S_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_IK[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][0]">MAIN[21][0]</a></td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_S_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_OK[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][0]">MAIN[30][0]</a></td><td>CELL.IMUX_IO_S_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IO_S_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_OK[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][0]">MAIN[19][0]</a></td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_S[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_S[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][10]">MAIN[27][10]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][10]">MAIN[24][10]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][10]">MAIN[31][10]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][10]">MAIN[34][10]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][7]">MAIN[10][7]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[11][10]">MAIN[11][10]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[12][10]">MAIN[12][10]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-8"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-7"><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-6"><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-5"><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][1]">MAIN[3][1]</a></td><td>CELL.IMUX_BUFG</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_E_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_OSC</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][4]">MAIN[4][4]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HS[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg-1"><a class="header" href="#switchbox-bufg-1">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.ACLK</td><td>CELL.IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-18"><a class="header" href="#bels-clb-18">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_SE0_S-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[24][8]">MAIN[24][8]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_SE0_S-CLB-F[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_SE0_S-CLB-F[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_SE0_S-CLB-F[2]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_SE0_S-CLB-F[3]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_SE0_S-CLB-F[4]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_SE0_S-CLB-F[5]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_SE0_S-CLB-F[6]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_SE0_S-CLB-F[7]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_SE0_S-CLB-F[8]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_SE0_S-CLB-F[9]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][5]">!MAIN[33][5]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_SE0_S-CLB-F[10]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_SE0_S-CLB-F[11]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_SE0_S-CLB-F[12]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_SE0_S-CLB-F[13]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_SE0_S-CLB-F[14]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_SE0_S-CLB-F[15]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_SE0_S-CLB-G[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_SE0_S-CLB-G[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_SE0_S-CLB-G[2]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_SE0_S-CLB-G[3]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_SE0_S-CLB-G[4]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_SE0_S-CLB-G[5]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_SE0_S-CLB-G[6]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_SE0_S-CLB-G[7]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_SE0_S-CLB-G[8]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_SE0_S-CLB-G[9]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_SE0_S-CLB-G[10]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_SE0_S-CLB-G[11]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_SE0_S-CLB-G[12]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_SE0_S-CLB-G[13]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_SE0_S-CLB-G[14]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_SE0_S-CLB-G[15]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_SE0_S-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_SE0_S-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_SE0_S-CLB-EC_ENABLE"><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][8]">!MAIN[26][8]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_SE0_S-CLB-RD_ENABLE"><a href="#xc3000-CLB_SE0_S-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_SE0_S-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_SE0_S-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_SE0_S-CLB-MODE[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][5]">MAIN[24][5]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_SE0_S-CLB-MUX_F2[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][5]">MAIN[26][5]</a></td><td id="xc3000-CLB_SE0_S-CLB-MUX_F2[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_SE0_S-CLB-MUX_G2[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="xc3000-CLB_SE0_S-CLB-MUX_G2[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][6]">MAIN[23][6]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_SE0_S-CLB-MUX_F3[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][7]">MAIN[27][7]</a></td><td id="xc3000-CLB_SE0_S-CLB-MUX_F3[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][6]">MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_SE0_S-CLB-MUX_G3[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][7]">MAIN[22][7]</a></td><td id="xc3000-CLB_SE0_S-CLB-MUX_G3[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][6]">MAIN[22][6]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_SE0_S-CLB-MUX_F4[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_SE0_S-CLB-MUX_G4[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[22][5]">MAIN[22][5]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_SE0_S-CLB-MUX_DX[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][7]">MAIN[25][7]</a></td><td id="xc3000-CLB_SE0_S-CLB-MUX_DX[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][7]">MAIN[26][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_SE0_S-CLB-MUX_DY[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_SE0_S-CLB-MUX_DY[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][7]">MAIN[24][7]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_SE0_S-CLB-MUX_X[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[33][8]">MAIN[33][8]</a></td><td id="xc3000-CLB_SE0_S-CLB-MUX_X[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[30][8]">MAIN[30][8]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_SE0_S-CLB-MUX_Y[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_SE0_S-CLB-MUX_Y[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[16][8]">MAIN[16][8]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-18"><a class="header" href="#bels-tbuf-18">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-12"><a class="header" href="#bels-pullup-12">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_SE0_S-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][8]">!MAIN[10][8]</a></td><td id="xc3000-CLB_SE0_S-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][9]">!MAIN[7][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-15"><a class="header" href="#bels-io-15">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_SE0_S-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[0][8]">!MAIN[0][8]</a></td><td id="xc3000-CLB_SE0_S-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[1][5]">!MAIN[1][5]</a></td><td id="xc3000-CLB_SE0_S-IO_S[0]-inpinv-O">CELL.IMUX_IO_S_O[0] invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[33][0]">!MAIN[33][0]</a></td><td id="xc3000-CLB_SE0_S-IO_S[1]-inpinv-O">CELL.IMUX_IO_S_O[1] invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_SE0_S-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[7][7]">MAIN[7][7]</a></td><td id="xc3000-CLB_SE0_S-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="xc3000-CLB_SE0_S-IO_S[0]-inpinv-T">CELL.IMUX_IO_S_T[0] invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="xc3000-CLB_SE0_S-IO_S[1]-inpinv-T">CELL.IMUX_IO_S_T[1] invert by <a href="#xc3000-CLB_SE0_S-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td><td>CELL.IMUX_IO_S_IK[0]</td><td>CELL.IMUX_IO_S_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td><td>CELL.IMUX_IO_S_OK[0]</td><td>CELL.IMUX_IO_S_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td><td>CELL.OUT_IO_S_I[0]</td><td>CELL.OUT_IO_S_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td>CELL.OUT_IO_S_Q[0]</td><td>CELL.OUT_IO_S_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_S[0]</th><th>IO_S[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_SE0_S-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_S[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_S[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_SE0_S-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_S[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_S[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_SE0_S-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_S[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_SE0_S-IO_S[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_SE0_S-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[13][7]">!MAIN[13][7]</a></td><td id="xc3000-CLB_SE0_S-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][6]">!MAIN[5][6]</a></td><td id="xc3000-CLB_SE0_S-IO_S[0]-READBACK_I[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[28][1]">!MAIN[28][1]</a></td><td id="xc3000-CLB_SE0_S-IO_S[1]-READBACK_I[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_SE0_S-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][10]">!MAIN[9][10]</a></td><td id="xc3000-CLB_SE0_S-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[6][6]">!MAIN[6][6]</a></td><td id="xc3000-CLB_SE0_S-IO_S[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[25][0]">!MAIN[25][0]</a></td><td id="xc3000-CLB_SE0_S-IO_S[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr><td>OSC_PULLUP</td><td id="xc3000-CLB_SE0_S-IO_E[0]-OSC_PULLUP"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>-</td><td>-</td><td id="xc3000-CLB_SE0_S-IO_S[1]-OSC_PULLUP"><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_SE0_S-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][7]">MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_SE0_S-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_S[0]-IFF_MODE"><th>IO_S[0].IFF_MODE</th><td id="xc3000-CLB_SE0_S-IO_S[0]-IFF_MODE[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[26][0]">MAIN[26][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_S[1]-IFF_MODE"><th>IO_S[1].IFF_MODE</th><td id="xc3000-CLB_SE0_S-IO_S[1]-IFF_MODE[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[23][0]">MAIN[23][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_SE0_S-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][8]">MAIN[1][8]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_SE0_S-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][5]">MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_S[0]-MUX_O"><th>IO_S[0].MUX_O</th><td id="xc3000-CLB_SE0_S-IO_S[0]-MUX_O[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[32][0]">MAIN[32][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_S[1]-MUX_O"><th>IO_S[1].MUX_O</th><td id="xc3000-CLB_SE0_S-IO_S[1]-MUX_O[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[17][0]">MAIN[17][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_SE0_S-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][7]">MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_SE0_S-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_S[0]-SLEW"><th>IO_S[0].SLEW</th><td id="xc3000-CLB_SE0_S-IO_S[0]-SLEW[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[29][0]">MAIN[29][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-IO_S[1]-SLEW"><th>IO_S[1].SLEW</th><td id="xc3000-CLB_SE0_S-IO_S[1]-SLEW[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob-1"><a class="header" href="#bels-clkiob-1">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>out</td><td>CELL.OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-osc-1"><a class="header" href="#bels-osc-1">Bels OSC</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel OSC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OSC</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>out</td><td>CELL.OUT_OSC</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel OSC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OSC</th></tr>

</thead>

<tbody>
<tr><td>MODE</td><td><a href="#xc3000-CLB_SE0_S-OSC-MODE">[enum: OSC_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum OSC_MODE</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-OSC-MODE"><th>OSC.MODE</th><td id="xc3000-CLB_SE0_S-OSC-MODE[2]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="xc3000-CLB_SE0_S-OSC-MODE[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_SE0_S-OSC-MODE[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][1]">MAIN[0][1]</a></td></tr>

</thead>

<tbody>
<tr><td>DISABLE</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>ENABLE</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>DIV2</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_se-1"><a class="header" href="#bels-misc_se-1">Bels MISC_SE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel MISC_SE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel MISC_SE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SE</th></tr>

</thead>

<tbody>
<tr><td>TLC</td><td id="xc3000-CLB_SE0_S-MISC_SE-TLC"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>DONE_PULLUP</td><td id="xc3000-CLB_SE0_S-MISC_SE-DONE_PULLUP"><a href="#xc3000-CLB_SE0_S-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 0</td><td id="xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 1</td><td id="xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[1]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 2</td><td id="xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[2]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[2][1]">MAIN[2][1]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 3</td><td id="xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[3]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 4</td><td id="xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[4]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 5</td><td id="xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[5]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[9][0]">!MAIN[9][0]</a></td></tr>

<tr><td>REPROGRAM_ENABLE bit 6</td><td id="xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[6]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>DONETIME</td><td><a href="#xc3000-CLB_SE0_S-MISC_SE-DONETIME">[enum: STARTUP_SEQ]</a></td></tr>

<tr><td>RESETTIME</td><td><a href="#xc3000-CLB_SE0_S-MISC_SE-RESETTIME">[enum: STARTUP_SEQ]</a></td></tr>

<tr><td>SLOWOSC_HALT</td><td id="xc3000-CLB_SE0_S-MISC_SE-SLOWOSC_HALT"><a href="#xc3000-CLB_SE0_S-bit-MAIN[5][0]">MAIN[5][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S enum STARTUP_SEQ</caption>
<thead>
<tr id="xc3000-CLB_SE0_S-MISC_SE-DONETIME"><th>MISC_SE.DONETIME</th><td id="xc3000-CLB_SE0_S-MISC_SE-DONETIME[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[4][0]">MAIN[4][0]</a></td></tr>

<tr id="xc3000-CLB_SE0_S-MISC_SE-RESETTIME"><th>MISC_SE.RESETTIME</th><td id="xc3000-CLB_SE0_S-MISC_SE-RESETTIME[0]"><a href="#xc3000-CLB_SE0_S-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>BEFORE</td><td>1</td></tr>

<tr><td>AFTER</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-18"><a class="header" href="#bel-wires-18">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_O[0]</td><td>IO_S[0].O</td></tr>

<tr><td>CELL.IMUX_IO_S_O[1]</td><td>IO_S[1].O</td></tr>

<tr><td>CELL.IMUX_IO_S_T[0]</td><td>IO_S[0].T</td></tr>

<tr><td>CELL.IMUX_IO_S_T[1]</td><td>IO_S[1].T</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[0]</td><td>IO_S[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_IK[1]</td><td>IO_S[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[0]</td><td>IO_S[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_S_OK[1]</td><td>IO_S[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

<tr><td>CELL.OUT_IO_S_I[0]</td><td>IO_S[0].I</td></tr>

<tr><td>CELL.OUT_IO_S_I[1]</td><td>IO_S[1].I</td></tr>

<tr><td>CELL.OUT_IO_S_Q[0]</td><td>IO_S[0].Q</td></tr>

<tr><td>CELL.OUT_IO_S_Q[1]</td><td>IO_S[1].Q</td></tr>

<tr><td>CELL.OUT_CLKIOB</td><td>CLKIOB.I</td></tr>

<tr><td>CELL.OUT_OSC</td><td>OSC.O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-18"><a class="header" href="#bitstream-18">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][11]" title="MAIN[35][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][11]" title="MAIN[29][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][11]" title="MAIN[26][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][11]" title="MAIN[25][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][11]" title="MAIN[24][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][11]" title="MAIN[23][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][11]" title="MAIN[22][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][11]" title="MAIN[21][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][11]" title="MAIN[20][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][11]" title="MAIN[19][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][11]" title="MAIN[18][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][11]" title="MAIN[17][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][11]" title="MAIN[16][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][11]" title="MAIN[15][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][11]" title="MAIN[14][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_H_STUB[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[13][11]" title="MAIN[13][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_VE_S[1]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[3]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S_STUB[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][10]" title="MAIN[19][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][10]" title="MAIN[18][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][10]" title="MAIN[17][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[0]-CELL.LONG_IO_E[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[3]-CELL.LONG_IO_E[1]">INT: !pass CELL.SINGLE_H[3] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc3000-CLB_SE0_S-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][10]" title="MAIN[7][10]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[4]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_VE[4]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-4">INT: mux CELL.IMUX_IO_E_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_VE_S[3]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_H_STUB[4]-CELL.SINGLE_H[4]">INT: !buffer CELL.SINGLE_H_STUB[4] ← CELL.SINGLE_H[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_H[4]-CELL.SINGLE_H_STUB[4]">INT: !buffer CELL.SINGLE_H[4] ← CELL.SINGLE_H_STUB[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.SINGLE_H[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.SINGLE_H[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.SINGLE_H[3]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.SINGLE_H[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_E_I_S1">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_E_I_S1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_SE0_S-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_Q_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_Q_S1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_SE0_S-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_SE0_S-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_SE0_S-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_CLB_X_ES">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_CLB_X_ES</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_SE0_S-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_SE0_S-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_SE0_S-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_SE0_S-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_SE0_S-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_SE0_S-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_SE0_S-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_SE0_S-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_SE0_S-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_SE0_S-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_SE0_S-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_SE0_S-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_SE0_S-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_SE0_S-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_SE0_S-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_SE0_S-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_SE0_S-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_SE0_S-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_SE0_S-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_SE0_S-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_SE0_S-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_SE0_S-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_SE0_S-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_SE0_S-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_SE0_S-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_SE0_S-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_SE0_S-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_SE0_S-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_SE0_S-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_SE0_S-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_SE0_S-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#xc3000-CLB_SE0_S-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#xc3000-CLB_SE0_S-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_SE0_S-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_SE0_S-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_SE0_S-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_SE0_S-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_SE0_S-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc3000-CLB_SE0_S-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_SE0_S-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_SE0_S-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_SE0_S-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_SE0_S-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_SE0_S-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_SE0_S-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_SE0_S-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_SE0_S-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_SE0_S-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_SE0_S-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_SE0_S-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[3]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HS[3]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HS[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HS[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_HS[2]-CELL.SINGLE_HS_STUB[2]">INT: !buffer CELL.SINGLE_HS[2] ← CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_HS[2]">INT: !buffer CELL.SINGLE_HS_STUB[2] ← CELL.SINGLE_HS[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[2]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[2] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_HS[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[0]-CELL.OUT_IO_S_I[1]">INT: !pass CELL.SINGLE_HS[0] ← CELL.OUT_IO_S_I[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VE[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_SE0_S-INT-proginv-CELL.IOCLK_E[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_E[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_Q[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_STUB[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[1]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[1]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[1] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[1]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[3]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_OSC">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_OSC</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_OSC">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_OSC</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_SE0_S-IO_E[0]-OSC_PULLUP">IO_E[0]:  OSC_PULLUP</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-1">INT: mux CELL.IMUX_BUFG bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_SE0_S-IO_S[1]-OSC_PULLUP">IO_S[1]:  OSC_PULLUP</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_HS_E[3]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[3]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_S_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_S_Q_E1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[4]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_I[0]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_I[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[3]-CELL.OUT_IO_S_Q[1]">INT: !pass CELL.SINGLE_HS[3] ← CELL.OUT_IO_S_Q[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_S[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_S_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_S_I_E1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_HS_STUB[2]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_HS_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_S[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[2]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_SE0_S-INT-pass-CELL.SINGLE_HS[1]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HS[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HS[1]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HS[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[0]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_IO_E[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-5">INT: mux CELL.IMUX_BUFG bit 5</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-4">INT: mux CELL.IMUX_BUFG bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-3">INT: mux CELL.IMUX_BUFG bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-2">INT: mux CELL.IMUX_BUFG bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-6">INT: mux CELL.IMUX_BUFG bit 6</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-8">INT: mux CELL.IMUX_BUFG bit 8</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_SE0_S-OSC-MODE[2]">OSC:  MODE bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_SE0_S-OSC-MODE[1]">OSC:  MODE bit 1</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-3">INT: mux CELL.IMUX_IO_S_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-0">INT: mux CELL.IMUX_IO_S_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-4">INT: mux CELL.IMUX_IO_S_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_S[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.ACLK_V-CELL.ACLK">INT: !buffer CELL.ACLK_V ← CELL.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_SE0_S-IO_S[0]-READBACK_I[0]">IO_S[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[0]-0">INT: mux CELL.IMUX_IO_S_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_SE0_S-IO_S[0]-inpinv-T">IO_S[0]: invert T</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[0]-2">INT: mux CELL.IMUX_IO_S_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_SE0_S-IO_S[1]-READBACK_IFF[0]">IO_S[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[1]-0">INT: mux CELL.IMUX_IO_S_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_SE0_S-IO_S[1]-inpinv-T">IO_S[1]: invert T</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[1]-2">INT: mux CELL.IMUX_IO_S_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_SE0_S-IO_S[1]-READBACK_I[0]">IO_S[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_S[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_S[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_S[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-2">INT: mux CELL.IMUX_IO_S_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_SE0_S-INT-bipass-CELL.SINGLE_HS[1]-CELL.SINGLE_HS_E[0]">INT: !bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-0">INT: mux CELL.IMUX_IO_S_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-3">INT: mux CELL.IMUX_IO_S_O[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-7">INT: mux CELL.IMUX_BUFG bit 7</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_BUFG-0">INT: mux CELL.IMUX_BUFG bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[2]">MISC_SE:  REPROGRAM_ENABLE bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[0]">MISC_SE:  REPROGRAM_ENABLE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_SE0_S-OSC-MODE[0]">OSC:  MODE bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-1">INT: mux CELL.IMUX_IO_S_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[0]-2">INT: mux CELL.IMUX_IO_S_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[0]-inpinv-O">IO_S[0]: !invert O</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[0]-MUX_O[0]">IO_S[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_S[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_S[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_OK[0]-0">INT: mux CELL.IMUX_IO_S_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[0]-SLEW[0]">IO_S[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_IK[0]-0">INT: mux CELL.IMUX_IO_S_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[0]-1">INT: mux CELL.IMUX_IO_S_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[0]-IFF_MODE[0]">IO_S[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[0]-READBACK_IFF[0]">IO_S[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_T[1]-1">INT: mux CELL.IMUX_IO_S_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[1]-IFF_MODE[0]">IO_S[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_S[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_IK[1]-0">INT: mux CELL.IMUX_IO_S_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[1]-SLEW[0]">IO_S[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_OK[1]-0">INT: mux CELL.IMUX_IO_S_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.LONG_IO_S[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_S[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[1]-MUX_O[0]">IO_S[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_SE0_S-IO_S[1]-inpinv-O">IO_S[1]: !invert O</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-1">INT: mux CELL.IMUX_IO_S_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_SE0_S-INT-mux-CELL.IMUX_IO_S_O[1]-4">INT: mux CELL.IMUX_IO_S_O[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#xc3000-CLB_SE0_S-INT-proginv-CELL.IOCLK_S[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_S[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[6]">MISC_SE:  REPROGRAM_ENABLE bit 6</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[5]">MISC_SE: ! REPROGRAM_ENABLE bit 5</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[4]">MISC_SE:  REPROGRAM_ENABLE bit 4</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[3]">MISC_SE: ! REPROGRAM_ENABLE bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-SLOWOSC_HALT">MISC_SE:  SLOWOSC_HALT</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-DONETIME[0]">MISC_SE:  DONETIME bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-RESETTIME[0]">MISC_SE:  RESETTIME bit 0</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-REPROGRAM_ENABLE[1]">MISC_SE:  REPROGRAM_ENABLE bit 1</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-TLC">MISC_SE: ! TLC</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_SE0_S-MISC_SE-DONE_PULLUP">MISC_SE: ! DONE_PULLUP</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_SE0_S rect MAIN_N</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN_N[34][4]" title="MAIN_N[34][4]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_V_S[0]-CELL.SINGLE_V_S_STUB[0]">INT: !buffer CELL.SINGLE_V_S[0] ← CELL.SINGLE_V_S_STUB[0]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN_N[33][4]" title="MAIN_N[33][4]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_V_S_STUB[0]-CELL.SINGLE_V_S[0]">INT: !buffer CELL.SINGLE_V_S_STUB[0] ← CELL.SINGLE_V_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN_N[8][0]" title="MAIN_N[8][0]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_VE_S[2]-CELL.SINGLE_VE_S_STUB[2]">INT: !buffer CELL.SINGLE_VE_S[2] ← CELL.SINGLE_VE_S_STUB[2]</a>
</td>
<td id="xc3000-CLB_SE0_S-bit-MAIN_N[7][0]" title="MAIN_N[7][0]">
<a href="#xc3000-CLB_SE0_S-INT-progbuf-CELL.SINGLE_VE_S_STUB[2]-CELL.SINGLE_VE_S[2]">INT: !buffer CELL.SINGLE_VE_S_STUB[2] ← CELL.SINGLE_VE_S[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_n0_l"><a class="header" href="#tile-clb_n0_l">Tile CLB_N0_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-19"><a class="header" href="#switchbox-int-19">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[2][8]">!MAIN[2][8]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_L-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_N0_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_N0_L-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_N0_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_N0_L-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_N0_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_N0_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_N0_L-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_N0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_N0_L-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-19"><a class="header" href="#bels-clb-19">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_N0_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_N0_L-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_N0_L-CLB-F[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_N0_L-CLB-F[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_N0_L-CLB-F[2]"><a href="#xc3000-CLB_N0_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_N0_L-CLB-F[3]"><a href="#xc3000-CLB_N0_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_N0_L-CLB-F[4]"><a href="#xc3000-CLB_N0_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_N0_L-CLB-F[5]"><a href="#xc3000-CLB_N0_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_N0_L-CLB-F[6]"><a href="#xc3000-CLB_N0_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_N0_L-CLB-F[7]"><a href="#xc3000-CLB_N0_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_N0_L-CLB-F[8]"><a href="#xc3000-CLB_N0_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_N0_L-CLB-F[9]"><a href="#xc3000-CLB_N0_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_N0_L-CLB-F[10]"><a href="#xc3000-CLB_N0_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_N0_L-CLB-F[11]"><a href="#xc3000-CLB_N0_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_N0_L-CLB-F[12]"><a href="#xc3000-CLB_N0_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_N0_L-CLB-F[13]"><a href="#xc3000-CLB_N0_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_N0_L-CLB-F[14]"><a href="#xc3000-CLB_N0_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_N0_L-CLB-F[15]"><a href="#xc3000-CLB_N0_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_N0_L-CLB-G[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_N0_L-CLB-G[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_N0_L-CLB-G[2]"><a href="#xc3000-CLB_N0_L-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_N0_L-CLB-G[3]"><a href="#xc3000-CLB_N0_L-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_N0_L-CLB-G[4]"><a href="#xc3000-CLB_N0_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_N0_L-CLB-G[5]"><a href="#xc3000-CLB_N0_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_N0_L-CLB-G[6]"><a href="#xc3000-CLB_N0_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_N0_L-CLB-G[7]"><a href="#xc3000-CLB_N0_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_N0_L-CLB-G[8]"><a href="#xc3000-CLB_N0_L-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_N0_L-CLB-G[9]"><a href="#xc3000-CLB_N0_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_N0_L-CLB-G[10]"><a href="#xc3000-CLB_N0_L-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_N0_L-CLB-G[11]"><a href="#xc3000-CLB_N0_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_N0_L-CLB-G[12]"><a href="#xc3000-CLB_N0_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_N0_L-CLB-G[13]"><a href="#xc3000-CLB_N0_L-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_N0_L-CLB-G[14]"><a href="#xc3000-CLB_N0_L-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_N0_L-CLB-G[15]"><a href="#xc3000-CLB_N0_L-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_N0_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_N0_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_N0_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_N0_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_N0_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_N0_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_N0_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_N0_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_N0_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_N0_L-CLB-MODE[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_N0_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_N0_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_N0_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_N0_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_N0_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_N0_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_N0_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_N0_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_N0_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_N0_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_N0_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_N0_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_N0_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_N0_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_N0_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_N0_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N0_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_N0_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_N0_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N0_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_N0_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_N0_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_N0_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_N0_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_N0_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_N0_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_N0_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_N0_L-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_N0_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-19"><a class="header" href="#bels-tbuf-19">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-16"><a class="header" href="#bels-io-16">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_N0_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_N0_L-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_N0_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_N0_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_N0_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_N0_L-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_N0_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_N0_L-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_N0_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_N0_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_N0_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_N0_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_N0_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_N0_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_N0_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_N0_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_N0_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_N0_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_N0_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_N0_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_N0_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_N0_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_N0_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_N0_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_N0_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_N0_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_N0_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_N0_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_N0_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_N0_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_N0_L-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-19"><a class="header" href="#bel-wires-19">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-19"><a class="header" href="#bitstream-19">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_N0_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_N0_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_N0_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_N0_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_N0_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_N0_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_N0_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_N0_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_N0_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_N0_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_N0_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_N0_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_N0_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_N0_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_N0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]">INT: !buffer CELL.SINGLE_HN_STUB[2] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]">INT: !buffer CELL.SINGLE_HN[2] ← CELL.SINGLE_HN_STUB[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_N0_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_N0_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_N0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_N0_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_N0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_N0_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_N0_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_N0_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_N0_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_N0_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_N0_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_N0_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_N0_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_N0_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_N0_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_N0_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_N0_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_N0_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_N0_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_N0_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_N0_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_N0_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_N0_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_N0_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_N0_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_N0_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_N0_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_N0_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_N0_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_N0_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_N0_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_N0_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_N0_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_N0_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_N0_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_N0_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_N0_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_N0_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_N0_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_N0_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_N0_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_N0_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_N0_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_n1_l"><a class="header" href="#tile-clb_n1_l">Tile CLB_N1_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-20"><a class="header" href="#switchbox-int-20">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_HN[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[2][8]">!MAIN[2][8]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N1_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_N1_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_N1_L-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_N1_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_N1_L-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_N1_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_N1_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_N1_L-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_N1_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_N1_L-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-20"><a class="header" href="#bels-clb-20">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_N1_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_N1_L-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_N1_L-CLB-F[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_N1_L-CLB-F[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_N1_L-CLB-F[2]"><a href="#xc3000-CLB_N1_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_N1_L-CLB-F[3]"><a href="#xc3000-CLB_N1_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_N1_L-CLB-F[4]"><a href="#xc3000-CLB_N1_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_N1_L-CLB-F[5]"><a href="#xc3000-CLB_N1_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_N1_L-CLB-F[6]"><a href="#xc3000-CLB_N1_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_N1_L-CLB-F[7]"><a href="#xc3000-CLB_N1_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_N1_L-CLB-F[8]"><a href="#xc3000-CLB_N1_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_N1_L-CLB-F[9]"><a href="#xc3000-CLB_N1_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_N1_L-CLB-F[10]"><a href="#xc3000-CLB_N1_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_N1_L-CLB-F[11]"><a href="#xc3000-CLB_N1_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_N1_L-CLB-F[12]"><a href="#xc3000-CLB_N1_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_N1_L-CLB-F[13]"><a href="#xc3000-CLB_N1_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_N1_L-CLB-F[14]"><a href="#xc3000-CLB_N1_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_N1_L-CLB-F[15]"><a href="#xc3000-CLB_N1_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_N1_L-CLB-G[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_N1_L-CLB-G[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_N1_L-CLB-G[2]"><a href="#xc3000-CLB_N1_L-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_N1_L-CLB-G[3]"><a href="#xc3000-CLB_N1_L-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_N1_L-CLB-G[4]"><a href="#xc3000-CLB_N1_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_N1_L-CLB-G[5]"><a href="#xc3000-CLB_N1_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_N1_L-CLB-G[6]"><a href="#xc3000-CLB_N1_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_N1_L-CLB-G[7]"><a href="#xc3000-CLB_N1_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_N1_L-CLB-G[8]"><a href="#xc3000-CLB_N1_L-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_N1_L-CLB-G[9]"><a href="#xc3000-CLB_N1_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_N1_L-CLB-G[10]"><a href="#xc3000-CLB_N1_L-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_N1_L-CLB-G[11]"><a href="#xc3000-CLB_N1_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_N1_L-CLB-G[12]"><a href="#xc3000-CLB_N1_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_N1_L-CLB-G[13]"><a href="#xc3000-CLB_N1_L-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_N1_L-CLB-G[14]"><a href="#xc3000-CLB_N1_L-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_N1_L-CLB-G[15]"><a href="#xc3000-CLB_N1_L-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_N1_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_N1_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_N1_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_N1_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_N1_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_N1_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_N1_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_N1_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_N1_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_N1_L-CLB-MODE[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_N1_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_N1_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_N1_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_N1_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_N1_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_N1_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_N1_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_N1_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_N1_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_N1_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_N1_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_N1_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_N1_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_N1_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_N1_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_N1_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N1_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_N1_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_N1_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N1_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_N1_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_N1_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_N1_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_N1_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_N1_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_N1_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_N1_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_N1_L-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_N1_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-20"><a class="header" href="#bels-tbuf-20">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-17"><a class="header" href="#bels-io-17">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_N1_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_N1_L-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_N1_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_N1_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_N1_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_N1_L-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_N1_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_N1_L-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_N1_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_N1_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_N1_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_N1_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_N1_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_N1_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_N1_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_N1_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_N1_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_N1_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_N1_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_N1_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_N1_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_N1_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_N1_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_N1_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_N1_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_N1_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_N1_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_N1_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_N1_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_N1_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_N1_L-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-20"><a class="header" href="#bel-wires-20">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-20"><a class="header" href="#bitstream-20">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_N1_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_N1_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_N1_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_N1_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_N1_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_N1_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_N1_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_N1_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_N1_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_N1_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_N1_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_N1_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_N1_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_N1_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_HN_STUB[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_HN_STUB[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[4]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[4]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_N1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]">INT: !buffer CELL.SINGLE_HN_STUB[4] ← CELL.SINGLE_HN[4]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]">INT: !buffer CELL.SINGLE_HN[4] ← CELL.SINGLE_HN_STUB[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_N1_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_N1_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_N1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_N1_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_N1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_N1_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_N1_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_N1_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_N1_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_N1_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_N1_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_N1_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_N1_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_N1_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_N1_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_N1_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_N1_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_N1_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_N1_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_N1_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_N1_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_N1_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_N1_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_N1_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_N1_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_N1_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_N1_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_N1_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_N1_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_N1_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_N1_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_N1_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_N1_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_N1_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_N1_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_N1_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_N1_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_N1_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_N1_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_N1_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_N1_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_N1_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_N1_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_n2_l"><a class="header" href="#tile-clb_n2_l">Tile CLB_N2_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-21"><a class="header" href="#switchbox-int-21">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_HN[0]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_HN[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[2][8]">!MAIN[2][8]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N2_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_N2_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_N2_L-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_N2_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_N2_L-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_N2_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_N2_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_N2_L-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_N2_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_N2_L-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-21"><a class="header" href="#bels-clb-21">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_N2_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_N2_L-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_N2_L-CLB-F[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_N2_L-CLB-F[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_N2_L-CLB-F[2]"><a href="#xc3000-CLB_N2_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_N2_L-CLB-F[3]"><a href="#xc3000-CLB_N2_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_N2_L-CLB-F[4]"><a href="#xc3000-CLB_N2_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_N2_L-CLB-F[5]"><a href="#xc3000-CLB_N2_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_N2_L-CLB-F[6]"><a href="#xc3000-CLB_N2_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_N2_L-CLB-F[7]"><a href="#xc3000-CLB_N2_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_N2_L-CLB-F[8]"><a href="#xc3000-CLB_N2_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_N2_L-CLB-F[9]"><a href="#xc3000-CLB_N2_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_N2_L-CLB-F[10]"><a href="#xc3000-CLB_N2_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_N2_L-CLB-F[11]"><a href="#xc3000-CLB_N2_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_N2_L-CLB-F[12]"><a href="#xc3000-CLB_N2_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_N2_L-CLB-F[13]"><a href="#xc3000-CLB_N2_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_N2_L-CLB-F[14]"><a href="#xc3000-CLB_N2_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_N2_L-CLB-F[15]"><a href="#xc3000-CLB_N2_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_N2_L-CLB-G[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_N2_L-CLB-G[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_N2_L-CLB-G[2]"><a href="#xc3000-CLB_N2_L-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_N2_L-CLB-G[3]"><a href="#xc3000-CLB_N2_L-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_N2_L-CLB-G[4]"><a href="#xc3000-CLB_N2_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_N2_L-CLB-G[5]"><a href="#xc3000-CLB_N2_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_N2_L-CLB-G[6]"><a href="#xc3000-CLB_N2_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_N2_L-CLB-G[7]"><a href="#xc3000-CLB_N2_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_N2_L-CLB-G[8]"><a href="#xc3000-CLB_N2_L-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_N2_L-CLB-G[9]"><a href="#xc3000-CLB_N2_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_N2_L-CLB-G[10]"><a href="#xc3000-CLB_N2_L-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_N2_L-CLB-G[11]"><a href="#xc3000-CLB_N2_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_N2_L-CLB-G[12]"><a href="#xc3000-CLB_N2_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_N2_L-CLB-G[13]"><a href="#xc3000-CLB_N2_L-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_N2_L-CLB-G[14]"><a href="#xc3000-CLB_N2_L-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_N2_L-CLB-G[15]"><a href="#xc3000-CLB_N2_L-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_N2_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_N2_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_N2_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_N2_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_N2_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_N2_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_N2_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_N2_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_N2_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_N2_L-CLB-MODE[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_N2_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_N2_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_N2_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_N2_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_N2_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_N2_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_N2_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_N2_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_N2_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_N2_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_N2_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_N2_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_N2_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_N2_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_N2_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_N2_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N2_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_N2_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_N2_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N2_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_N2_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_N2_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_N2_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_N2_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_N2_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_N2_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_N2_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_N2_L-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_N2_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-21"><a class="header" href="#bels-tbuf-21">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-18"><a class="header" href="#bels-io-18">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_N2_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_N2_L-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_N2_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_N2_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_N2_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_N2_L-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_N2_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_N2_L-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_N2_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_N2_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_N2_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_N2_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_N2_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_N2_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_N2_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_N2_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_N2_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_N2_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_N2_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_N2_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_N2_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_N2_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_N2_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_N2_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_N2_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_N2_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_N2_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_N2_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_N2_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_N2_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_N2_L-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-21"><a class="header" href="#bel-wires-21">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-21"><a class="header" href="#bitstream-21">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_N2_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_N2_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_N2_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_N2_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_N2_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_N2_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_N2_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_N2_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_N2_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_N2_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_N2_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_N2_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_N2_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_N2_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_HN_STUB[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_N2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_STUB[0]">INT: !buffer CELL.SINGLE_HN[0] ← CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_HN[0]">INT: !buffer CELL.SINGLE_HN_STUB[0] ← CELL.SINGLE_HN[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_N2_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_N2_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_N2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_N2_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_N2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_N2_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_N2_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_N2_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_N2_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_N2_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_N2_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_N2_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_N2_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_N2_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_N2_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_N2_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_N2_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_N2_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_N2_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_N2_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_N2_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_N2_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_N2_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_N2_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_N2_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_N2_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_N2_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_N2_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_N2_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_N2_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_N2_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_N2_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_N2_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_N2_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_N2_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_N2_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_N2_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_N2_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_N2_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_N2_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_N2_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_N2_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_N2_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_n0_s"><a class="header" href="#tile-clb_n0_s">Tile CLB_N0_S</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-22"><a class="header" href="#switchbox-int-22">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK_V</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[2][8]">!MAIN[2][8]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N0_S-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_N0_S-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_N0_S-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_N0_S-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_N0_S-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_N0_S-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_N0_S-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_N0_S-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_N0_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_N0_S-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-22"><a class="header" href="#bels-clb-22">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_N0_S-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_N0_S-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_N0_S-CLB-F[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_N0_S-CLB-F[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_N0_S-CLB-F[2]"><a href="#xc3000-CLB_N0_S-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_N0_S-CLB-F[3]"><a href="#xc3000-CLB_N0_S-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_N0_S-CLB-F[4]"><a href="#xc3000-CLB_N0_S-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_N0_S-CLB-F[5]"><a href="#xc3000-CLB_N0_S-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_N0_S-CLB-F[6]"><a href="#xc3000-CLB_N0_S-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_N0_S-CLB-F[7]"><a href="#xc3000-CLB_N0_S-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_N0_S-CLB-F[8]"><a href="#xc3000-CLB_N0_S-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_N0_S-CLB-F[9]"><a href="#xc3000-CLB_N0_S-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_N0_S-CLB-F[10]"><a href="#xc3000-CLB_N0_S-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_N0_S-CLB-F[11]"><a href="#xc3000-CLB_N0_S-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_N0_S-CLB-F[12]"><a href="#xc3000-CLB_N0_S-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_N0_S-CLB-F[13]"><a href="#xc3000-CLB_N0_S-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_N0_S-CLB-F[14]"><a href="#xc3000-CLB_N0_S-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_N0_S-CLB-F[15]"><a href="#xc3000-CLB_N0_S-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_N0_S-CLB-G[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_N0_S-CLB-G[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_N0_S-CLB-G[2]"><a href="#xc3000-CLB_N0_S-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_N0_S-CLB-G[3]"><a href="#xc3000-CLB_N0_S-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_N0_S-CLB-G[4]"><a href="#xc3000-CLB_N0_S-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_N0_S-CLB-G[5]"><a href="#xc3000-CLB_N0_S-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_N0_S-CLB-G[6]"><a href="#xc3000-CLB_N0_S-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_N0_S-CLB-G[7]"><a href="#xc3000-CLB_N0_S-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_N0_S-CLB-G[8]"><a href="#xc3000-CLB_N0_S-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_N0_S-CLB-G[9]"><a href="#xc3000-CLB_N0_S-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_N0_S-CLB-G[10]"><a href="#xc3000-CLB_N0_S-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_N0_S-CLB-G[11]"><a href="#xc3000-CLB_N0_S-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_N0_S-CLB-G[12]"><a href="#xc3000-CLB_N0_S-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_N0_S-CLB-G[13]"><a href="#xc3000-CLB_N0_S-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_N0_S-CLB-G[14]"><a href="#xc3000-CLB_N0_S-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_N0_S-CLB-G[15]"><a href="#xc3000-CLB_N0_S-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_N0_S-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_N0_S-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_N0_S-CLB-EC_ENABLE"><a href="#xc3000-CLB_N0_S-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_N0_S-CLB-RD_ENABLE"><a href="#xc3000-CLB_N0_S-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_N0_S-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_N0_S-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_N0_S-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_N0_S-CLB-MODE[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_N0_S-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_N0_S-CLB-MUX_F2[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_N0_S-CLB-MUX_F2[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_N0_S-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_N0_S-CLB-MUX_G2[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_N0_S-CLB-MUX_G2[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_N0_S-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_N0_S-CLB-MUX_F3[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_N0_S-CLB-MUX_F3[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_N0_S-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_N0_S-CLB-MUX_G3[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_N0_S-CLB-MUX_G3[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_N0_S-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_N0_S-CLB-MUX_F4[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_N0_S-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_N0_S-CLB-MUX_G4[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N0_S-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_N0_S-CLB-MUX_DX[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_N0_S-CLB-MUX_DX[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N0_S-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_N0_S-CLB-MUX_DY[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_N0_S-CLB-MUX_DY[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_N0_S-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_N0_S-CLB-MUX_X[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_N0_S-CLB-MUX_X[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_N0_S-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_N0_S-CLB-MUX_Y[1]"><a href="#xc3000-CLB_N0_S-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_N0_S-CLB-MUX_Y[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-22"><a class="header" href="#bels-tbuf-22">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-19"><a class="header" href="#bels-io-19">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_N0_S-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_N0_S-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_N0_S-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_N0_S-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_N0_S-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_N0_S-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_N0_S-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_N0_S-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_N0_S-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_N0_S-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_N0_S-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_N0_S-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_N0_S-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_N0_S-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_N0_S-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_N0_S-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_N0_S-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_N0_S-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_N0_S-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_N0_S-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_N0_S-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_N0_S-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_N0_S-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_N0_S-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_N0_S-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_N0_S-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_N0_S-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_N0_S-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_N0_S-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_N0_S-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_N0_S-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-22"><a class="header" href="#bel-wires-22">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-22"><a class="header" href="#bitstream-22">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N0_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_N0_S-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_N0_S-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_N0_S-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_N0_S-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_N0_S-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_N0_S-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_N0_S-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_N0_S-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_N0_S-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_N0_S-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_N0_S-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_N0_S-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_N0_S-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_N0_S-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_N0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]">INT: !buffer CELL.SINGLE_HN_STUB[2] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]">INT: !buffer CELL.SINGLE_HN[2] ← CELL.SINGLE_HN_STUB[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_N0_S-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_N0_S-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_N0_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_N0_S-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_N0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_N0_S-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_N0_S-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_N0_S-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_N0_S-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_N0_S-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_N0_S-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_N0_S-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_N0_S-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_N0_S-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_N0_S-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_N0_S-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_N0_S-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_N0_S-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_N0_S-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_N0_S-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_N0_S-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_N0_S-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_N0_S-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_N0_S-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_N0_S-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_N0_S-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_N0_S-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_N0_S-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_N0_S-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_N0_S-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_N0_S-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_N0_S-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_N0_S-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_N0_S-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_N0_S-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_N0_S-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_N0_S-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_N0_S-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_N0_S-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_N0_S-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_N0_S-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_N0_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_N0_S-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_n1_s"><a class="header" href="#tile-clb_n1_s">Tile CLB_N1_S</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-23"><a class="header" href="#switchbox-int-23">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK_V</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_HN[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[2][8]">!MAIN[2][8]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N1_S-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_N1_S-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_N1_S-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_N1_S-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_N1_S-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_N1_S-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_N1_S-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_N1_S-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_N1_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_N1_S-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-23"><a class="header" href="#bels-clb-23">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_N1_S-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_N1_S-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_N1_S-CLB-F[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_N1_S-CLB-F[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_N1_S-CLB-F[2]"><a href="#xc3000-CLB_N1_S-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_N1_S-CLB-F[3]"><a href="#xc3000-CLB_N1_S-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_N1_S-CLB-F[4]"><a href="#xc3000-CLB_N1_S-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_N1_S-CLB-F[5]"><a href="#xc3000-CLB_N1_S-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_N1_S-CLB-F[6]"><a href="#xc3000-CLB_N1_S-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_N1_S-CLB-F[7]"><a href="#xc3000-CLB_N1_S-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_N1_S-CLB-F[8]"><a href="#xc3000-CLB_N1_S-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_N1_S-CLB-F[9]"><a href="#xc3000-CLB_N1_S-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_N1_S-CLB-F[10]"><a href="#xc3000-CLB_N1_S-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_N1_S-CLB-F[11]"><a href="#xc3000-CLB_N1_S-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_N1_S-CLB-F[12]"><a href="#xc3000-CLB_N1_S-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_N1_S-CLB-F[13]"><a href="#xc3000-CLB_N1_S-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_N1_S-CLB-F[14]"><a href="#xc3000-CLB_N1_S-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_N1_S-CLB-F[15]"><a href="#xc3000-CLB_N1_S-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_N1_S-CLB-G[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_N1_S-CLB-G[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_N1_S-CLB-G[2]"><a href="#xc3000-CLB_N1_S-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_N1_S-CLB-G[3]"><a href="#xc3000-CLB_N1_S-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_N1_S-CLB-G[4]"><a href="#xc3000-CLB_N1_S-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_N1_S-CLB-G[5]"><a href="#xc3000-CLB_N1_S-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_N1_S-CLB-G[6]"><a href="#xc3000-CLB_N1_S-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_N1_S-CLB-G[7]"><a href="#xc3000-CLB_N1_S-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_N1_S-CLB-G[8]"><a href="#xc3000-CLB_N1_S-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_N1_S-CLB-G[9]"><a href="#xc3000-CLB_N1_S-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_N1_S-CLB-G[10]"><a href="#xc3000-CLB_N1_S-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_N1_S-CLB-G[11]"><a href="#xc3000-CLB_N1_S-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_N1_S-CLB-G[12]"><a href="#xc3000-CLB_N1_S-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_N1_S-CLB-G[13]"><a href="#xc3000-CLB_N1_S-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_N1_S-CLB-G[14]"><a href="#xc3000-CLB_N1_S-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_N1_S-CLB-G[15]"><a href="#xc3000-CLB_N1_S-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_N1_S-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_N1_S-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_N1_S-CLB-EC_ENABLE"><a href="#xc3000-CLB_N1_S-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_N1_S-CLB-RD_ENABLE"><a href="#xc3000-CLB_N1_S-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_N1_S-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_N1_S-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_N1_S-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_N1_S-CLB-MODE[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_N1_S-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_N1_S-CLB-MUX_F2[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_N1_S-CLB-MUX_F2[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_N1_S-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_N1_S-CLB-MUX_G2[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_N1_S-CLB-MUX_G2[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_N1_S-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_N1_S-CLB-MUX_F3[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_N1_S-CLB-MUX_F3[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_N1_S-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_N1_S-CLB-MUX_G3[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_N1_S-CLB-MUX_G3[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_N1_S-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_N1_S-CLB-MUX_F4[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_N1_S-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_N1_S-CLB-MUX_G4[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N1_S-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_N1_S-CLB-MUX_DX[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_N1_S-CLB-MUX_DX[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N1_S-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_N1_S-CLB-MUX_DY[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_N1_S-CLB-MUX_DY[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_N1_S-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_N1_S-CLB-MUX_X[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_N1_S-CLB-MUX_X[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_N1_S-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_N1_S-CLB-MUX_Y[1]"><a href="#xc3000-CLB_N1_S-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_N1_S-CLB-MUX_Y[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-23"><a class="header" href="#bels-tbuf-23">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-20"><a class="header" href="#bels-io-20">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_N1_S-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_N1_S-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_N1_S-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_N1_S-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_N1_S-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_N1_S-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_N1_S-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_N1_S-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_N1_S-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_N1_S-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_N1_S-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_N1_S-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_N1_S-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_N1_S-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_N1_S-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_N1_S-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_N1_S-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_N1_S-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_N1_S-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_N1_S-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_N1_S-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_N1_S-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_N1_S-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_N1_S-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_N1_S-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_N1_S-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_N1_S-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_N1_S-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_N1_S-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_N1_S-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_N1_S-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-23"><a class="header" href="#bel-wires-23">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-23"><a class="header" href="#bitstream-23">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N1_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_N1_S-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_N1_S-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_N1_S-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_N1_S-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_N1_S-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_N1_S-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_N1_S-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_N1_S-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_N1_S-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_N1_S-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_N1_S-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_N1_S-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_N1_S-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_N1_S-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_HN_STUB[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_HN_STUB[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[4]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[4]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_N1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]">INT: !buffer CELL.SINGLE_HN_STUB[4] ← CELL.SINGLE_HN[4]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]">INT: !buffer CELL.SINGLE_HN[4] ← CELL.SINGLE_HN_STUB[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_N1_S-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_N1_S-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_N1_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_N1_S-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_N1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_N1_S-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_N1_S-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_N1_S-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_N1_S-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_N1_S-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_N1_S-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_N1_S-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_N1_S-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_N1_S-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_N1_S-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_N1_S-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_N1_S-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_N1_S-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_N1_S-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_N1_S-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_N1_S-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_N1_S-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_N1_S-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_N1_S-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_N1_S-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_N1_S-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_N1_S-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_N1_S-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_N1_S-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_N1_S-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_N1_S-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_N1_S-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_N1_S-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_N1_S-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_N1_S-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_N1_S-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_N1_S-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_N1_S-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_N1_S-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_N1_S-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_N1_S-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_N1_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_N1_S-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_n2_s"><a class="header" href="#tile-clb_n2_s">Tile CLB_N2_S</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-24"><a class="header" href="#switchbox-int-24">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK_V</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_HN[0]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_HN[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[10][7]">!MAIN[10][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[5][6]">!MAIN[5][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[2][8]">!MAIN[2][8]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[1][7]">!MAIN[1][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_N2_S-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_N2_S-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_N2_S-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_N2_S-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_N2_S-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_N2_S-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_N2_S-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_N2_S-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_N2_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_N2_S-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-24"><a class="header" href="#bels-clb-24">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_N2_S-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_N2_S-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_N2_S-CLB-F[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_N2_S-CLB-F[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_N2_S-CLB-F[2]"><a href="#xc3000-CLB_N2_S-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_N2_S-CLB-F[3]"><a href="#xc3000-CLB_N2_S-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_N2_S-CLB-F[4]"><a href="#xc3000-CLB_N2_S-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_N2_S-CLB-F[5]"><a href="#xc3000-CLB_N2_S-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_N2_S-CLB-F[6]"><a href="#xc3000-CLB_N2_S-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_N2_S-CLB-F[7]"><a href="#xc3000-CLB_N2_S-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_N2_S-CLB-F[8]"><a href="#xc3000-CLB_N2_S-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_N2_S-CLB-F[9]"><a href="#xc3000-CLB_N2_S-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_N2_S-CLB-F[10]"><a href="#xc3000-CLB_N2_S-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_N2_S-CLB-F[11]"><a href="#xc3000-CLB_N2_S-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_N2_S-CLB-F[12]"><a href="#xc3000-CLB_N2_S-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_N2_S-CLB-F[13]"><a href="#xc3000-CLB_N2_S-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_N2_S-CLB-F[14]"><a href="#xc3000-CLB_N2_S-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_N2_S-CLB-F[15]"><a href="#xc3000-CLB_N2_S-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_N2_S-CLB-G[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_N2_S-CLB-G[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_N2_S-CLB-G[2]"><a href="#xc3000-CLB_N2_S-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_N2_S-CLB-G[3]"><a href="#xc3000-CLB_N2_S-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_N2_S-CLB-G[4]"><a href="#xc3000-CLB_N2_S-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_N2_S-CLB-G[5]"><a href="#xc3000-CLB_N2_S-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_N2_S-CLB-G[6]"><a href="#xc3000-CLB_N2_S-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_N2_S-CLB-G[7]"><a href="#xc3000-CLB_N2_S-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_N2_S-CLB-G[8]"><a href="#xc3000-CLB_N2_S-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_N2_S-CLB-G[9]"><a href="#xc3000-CLB_N2_S-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_N2_S-CLB-G[10]"><a href="#xc3000-CLB_N2_S-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_N2_S-CLB-G[11]"><a href="#xc3000-CLB_N2_S-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_N2_S-CLB-G[12]"><a href="#xc3000-CLB_N2_S-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_N2_S-CLB-G[13]"><a href="#xc3000-CLB_N2_S-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_N2_S-CLB-G[14]"><a href="#xc3000-CLB_N2_S-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_N2_S-CLB-G[15]"><a href="#xc3000-CLB_N2_S-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_N2_S-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_N2_S-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_N2_S-CLB-EC_ENABLE"><a href="#xc3000-CLB_N2_S-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_N2_S-CLB-RD_ENABLE"><a href="#xc3000-CLB_N2_S-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_N2_S-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_N2_S-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_N2_S-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_N2_S-CLB-MODE[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_N2_S-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_N2_S-CLB-MUX_F2[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_N2_S-CLB-MUX_F2[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_N2_S-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_N2_S-CLB-MUX_G2[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_N2_S-CLB-MUX_G2[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_N2_S-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_N2_S-CLB-MUX_F3[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_N2_S-CLB-MUX_F3[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_N2_S-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_N2_S-CLB-MUX_G3[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_N2_S-CLB-MUX_G3[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_N2_S-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_N2_S-CLB-MUX_F4[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_N2_S-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_N2_S-CLB-MUX_G4[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N2_S-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_N2_S-CLB-MUX_DX[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_N2_S-CLB-MUX_DX[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_N2_S-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_N2_S-CLB-MUX_DY[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_N2_S-CLB-MUX_DY[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_N2_S-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_N2_S-CLB-MUX_X[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_N2_S-CLB-MUX_X[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_N2_S-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_N2_S-CLB-MUX_Y[1]"><a href="#xc3000-CLB_N2_S-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_N2_S-CLB-MUX_Y[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-24"><a class="header" href="#bels-tbuf-24">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-21"><a class="header" href="#bels-io-21">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_N2_S-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_N2_S-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_N2_S-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_N2_S-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_N2_S-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_N2_S-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_N2_S-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_N2_S-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_N2_S-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_N2_S-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_N2_S-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_N2_S-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_N2_S-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_N2_S-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_N2_S-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_N2_S-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_N2_S-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_N2_S-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_N2_S-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_N2_S-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_N2_S-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_N2_S-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_N2_S-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_N2_S-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_N2_S-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_N2_S-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_N2_S-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_N2_S-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_N2_S-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_N2_S-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_N2_S-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-24"><a class="header" href="#bel-wires-24">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-24"><a class="header" href="#bitstream-24">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_N2_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_N2_S-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_N2_S-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_N2_S-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_N2_S-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_N2_S-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_N2_S-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_N2_S-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_N2_S-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_N2_S-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_N2_S-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_N2_S-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_N2_S-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_N2_S-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_N2_S-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_HN_STUB[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_N2_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_STUB[0]">INT: !buffer CELL.SINGLE_HN[0] ← CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_HN[0]">INT: !buffer CELL.SINGLE_HN_STUB[0] ← CELL.SINGLE_HN[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_N2_S-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_N2_S-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_N2_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_N2_S-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_N2_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_N2_S-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_N2_S-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_N2_S-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_N2_S-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_N2_S-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_N2_S-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_N2_S-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_N2_S-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_N2_S-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_N2_S-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_N2_S-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_N2_S-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_N2_S-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_N2_S-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_N2_S-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_N2_S-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_N2_S-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_N2_S-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_N2_S-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_N2_S-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_N2_S-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_N2_S-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_N2_S-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_N2_S-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_N2_S-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_N2_S-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_N2_S-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_N2_S-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_N2_S-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_N2_S-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_N2_S-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_N2_S-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_N2_S-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_N2_S-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_N2_S-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_N2_S-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_N2_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_N2_S-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_nw0_l"><a class="header" href="#tile-clb_nw0_l">Tile CLB_NW0_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-25"><a class="header" href="#switchbox-int-25">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_W[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_W[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[23][1]">!MAIN[23][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[4]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW0_L-INT-proginv-CELL.IOCLK_W[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_W[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-INT-proginv-CELL.IOCLK_N[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_N[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_NW0_L-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_NW0_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[27][6]">MAIN[27][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[26][7]">MAIN[26][7]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_NW0_L-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[25][0]">MAIN[25][0]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>S.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[25][3]">MAIN[25][3]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[26][1]">MAIN[26][1]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[27][3]">MAIN[27][3]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[26][5]">MAIN[26][5]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[28][1]">MAIN[28][1]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-7"><a href="#xc3000-CLB_NW0_L-bit-MAIN[12][6]">MAIN[12][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-6"><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-5"><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-4"><a href="#xc3000-CLB_NW0_L-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td>CELL.IMUX_BUFG</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_NW0_L-bit-MAIN[25][7]">MAIN[25][7]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][7]">MAIN[20][7]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_NW0_L-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_NW0_L-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][6]">MAIN[20][6]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg-2"><a class="header" href="#switchbox-bufg-2">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK</td><td>CELL.IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-25"><a class="header" href="#bels-clb-25">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_NW0_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_NW0_L-CLB-F[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_NW0_L-CLB-F[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_NW0_L-CLB-F[2]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_NW0_L-CLB-F[3]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_NW0_L-CLB-F[4]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_NW0_L-CLB-F[5]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_NW0_L-CLB-F[6]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_NW0_L-CLB-F[7]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_NW0_L-CLB-F[8]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_NW0_L-CLB-F[9]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_NW0_L-CLB-F[10]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_NW0_L-CLB-F[11]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_NW0_L-CLB-F[12]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_NW0_L-CLB-F[13]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_NW0_L-CLB-F[14]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_NW0_L-CLB-F[15]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_NW0_L-CLB-G[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_NW0_L-CLB-G[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_NW0_L-CLB-G[2]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_NW0_L-CLB-G[3]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_NW0_L-CLB-G[4]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_NW0_L-CLB-G[5]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_NW0_L-CLB-G[6]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_NW0_L-CLB-G[7]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_NW0_L-CLB-G[8]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_NW0_L-CLB-G[9]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_NW0_L-CLB-G[10]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_NW0_L-CLB-G[11]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_NW0_L-CLB-G[12]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_NW0_L-CLB-G[13]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_NW0_L-CLB-G[14]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_NW0_L-CLB-G[15]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_NW0_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_NW0_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_NW0_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_NW0_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_NW0_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_NW0_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_NW0_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_NW0_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_NW0_L-CLB-MODE[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_NW0_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_NW0_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_NW0_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_NW0_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_NW0_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_NW0_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_NW0_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_NW0_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_NW0_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_NW0_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_NW0_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_NW0_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_NW0_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_NW0_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_NW0_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_NW0_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_NW0_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_NW0_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-25"><a class="header" href="#bels-tbuf-25">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-13"><a class="header" href="#bels-pullup-13">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_NW0_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_NW0_L-bit-MAIN[27][4]">!MAIN[27][4]</a></td><td id="xc3000-CLB_NW0_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_NW0_L-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-22"><a class="header" href="#bels-io-22">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_NW0_L-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[28][5]">!MAIN[28][5]</a></td><td id="xc3000-CLB_NW0_L-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[26][0]">!MAIN[26][0]</a></td><td id="xc3000-CLB_NW0_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_NW0_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_NW0_L-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[24][3]">MAIN[24][3]</a></td><td id="xc3000-CLB_NW0_L-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_NW0_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_NW0_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_NW0_L-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_NW0_L-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_NW0_L-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_NW0_L-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW0_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_NW0_L-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][7]">!MAIN[10][7]</a></td><td id="xc3000-CLB_NW0_L-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td><td id="xc3000-CLB_NW0_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_NW0_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_NW0_L-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[12][5]">!MAIN[12][5]</a></td><td id="xc3000-CLB_NW0_L-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[22][1]">!MAIN[22][1]</a></td><td id="xc3000-CLB_NW0_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_NW0_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_NW0_L-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_NW0_L-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_NW0_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_NW0_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_NW0_L-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_NW0_L-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_NW0_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_NW0_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_NW0_L-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_NW0_L-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_NW0_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_NW0_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob-2"><a class="header" href="#bels-clkiob-2">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>out</td><td>CELL.OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_nw"><a class="header" href="#bels-misc_nw">Bels MISC_NW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel MISC_NW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel MISC_NW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NW</th></tr>

</thead>

<tbody>
<tr><td>IO_INPUT_MODE</td><td><a href="#xc3000-CLB_NW0_L-MISC_NW-IO_INPUT_MODE">[enum: IO_INPUT_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L enum IO_INPUT_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW0_L-MISC_NW-IO_INPUT_MODE"><th>MISC_NW.IO_INPUT_MODE</th><td id="xc3000-CLB_NW0_L-MISC_NW-IO_INPUT_MODE[0]"><a href="#xc3000-CLB_NW0_L-bit-MAIN[27][7]">MAIN[27][7]</a></td></tr>

</thead>

<tbody>
<tr><td>TTL</td><td>1</td></tr>

<tr><td>CMOS</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-25"><a class="header" href="#bel-wires-25">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

<tr><td>CELL.OUT_CLKIOB</td><td>CLKIOB.I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-25"><a class="header" href="#bitstream-25">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_NW0_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_NW0_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_NW0_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_NW0_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_NW0_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_NW0_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_NW0_L-INT-proginv-CELL.IOCLK_W[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_W[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_NW0_L-MISC_NW-IO_INPUT_MODE[0]">MISC_NW:  IO_INPUT_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_NW0_L-INT-proginv-CELL.IOCLK_N[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_N[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-3">INT: mux CELL.IMUX_BUFG bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_NW0_L-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_IO_W[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_NW0_L-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-6">INT: mux CELL.IMUX_BUFG bit 6</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-4">INT: mux CELL.IMUX_BUFG bit 4</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-2">INT: mux CELL.IMUX_BUFG bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-1">INT: mux CELL.IMUX_BUFG bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-7">INT: mux CELL.IMUX_BUFG bit 7</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_NW0_L-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_NW0_L-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-5">INT: mux CELL.IMUX_BUFG bit 5</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_NW0_L-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[4] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_NW0_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_NW0_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_BUFG-0">INT: mux CELL.IMUX_BUFG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_NW0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VW[4]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]">INT: !buffer CELL.SINGLE_HN_STUB[2] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]">INT: !buffer CELL.SINGLE_HN[2] ← CELL.SINGLE_HN_STUB[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_NW0_L-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_NW0_L-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_NW0_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_NW0_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_NW0_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_NW0_L-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_NW0_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_NW0_L-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_NW0_L-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_NW0_L-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_NW0_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_NW0_L-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_NW0_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_NW0_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_NW0_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_NW0_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_NW0_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_NW0_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_NW0_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_NW0_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_NW0_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_NW0_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_NW0_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_NW0_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_NW0_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_NW0_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_NW0_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_NW0_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_NW0_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_NW0_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_NW0_L-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_NW0_L-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_NW0_L-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_NW0_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_NW0_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_NW0_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_NW0_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_NW0_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_NW0_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_NW0_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_NW0_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_NW0_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_NW0_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_NW0_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_NW0_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_NW0_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_NW0_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_NW0_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_NW0_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_NW0_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_NW0_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_NW0_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_nw1_l"><a class="header" href="#tile-clb_nw1_l">Tile CLB_NW1_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-26"><a class="header" href="#switchbox-int-26">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_HN[4]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_W[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_W[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[23][1]">!MAIN[23][1]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[4]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW1_L-INT-proginv-CELL.IOCLK_W[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_W[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-INT-proginv-CELL.IOCLK_N[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_N[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_NW1_L-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_NW1_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[27][6]">MAIN[27][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[26][7]">MAIN[26][7]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_NW1_L-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[25][0]">MAIN[25][0]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>S.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[25][3]">MAIN[25][3]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[26][1]">MAIN[26][1]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[27][3]">MAIN[27][3]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[26][5]">MAIN[26][5]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[28][1]">MAIN[28][1]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-7"><a href="#xc3000-CLB_NW1_L-bit-MAIN[12][6]">MAIN[12][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-6"><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-5"><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-4"><a href="#xc3000-CLB_NW1_L-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td>CELL.IMUX_BUFG</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_NW1_L-bit-MAIN[25][7]">MAIN[25][7]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][7]">MAIN[20][7]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_NW1_L-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_NW1_L-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][6]">MAIN[20][6]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg-3"><a class="header" href="#switchbox-bufg-3">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK</td><td>CELL.IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-26"><a class="header" href="#bels-clb-26">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_NW1_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_NW1_L-CLB-F[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_NW1_L-CLB-F[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_NW1_L-CLB-F[2]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_NW1_L-CLB-F[3]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_NW1_L-CLB-F[4]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_NW1_L-CLB-F[5]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_NW1_L-CLB-F[6]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_NW1_L-CLB-F[7]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_NW1_L-CLB-F[8]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_NW1_L-CLB-F[9]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_NW1_L-CLB-F[10]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_NW1_L-CLB-F[11]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_NW1_L-CLB-F[12]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_NW1_L-CLB-F[13]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_NW1_L-CLB-F[14]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_NW1_L-CLB-F[15]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_NW1_L-CLB-G[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_NW1_L-CLB-G[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_NW1_L-CLB-G[2]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_NW1_L-CLB-G[3]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_NW1_L-CLB-G[4]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_NW1_L-CLB-G[5]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_NW1_L-CLB-G[6]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_NW1_L-CLB-G[7]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_NW1_L-CLB-G[8]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_NW1_L-CLB-G[9]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_NW1_L-CLB-G[10]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_NW1_L-CLB-G[11]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_NW1_L-CLB-G[12]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_NW1_L-CLB-G[13]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_NW1_L-CLB-G[14]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_NW1_L-CLB-G[15]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_NW1_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_NW1_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_NW1_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_NW1_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_NW1_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_NW1_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_NW1_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_NW1_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_NW1_L-CLB-MODE[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_NW1_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_NW1_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_NW1_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_NW1_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_NW1_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_NW1_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_NW1_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_NW1_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_NW1_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_NW1_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_NW1_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_NW1_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_NW1_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_NW1_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_NW1_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_NW1_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_NW1_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_NW1_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-26"><a class="header" href="#bels-tbuf-26">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-14"><a class="header" href="#bels-pullup-14">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_NW1_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_NW1_L-bit-MAIN[27][4]">!MAIN[27][4]</a></td><td id="xc3000-CLB_NW1_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_NW1_L-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-23"><a class="header" href="#bels-io-23">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_NW1_L-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[28][5]">!MAIN[28][5]</a></td><td id="xc3000-CLB_NW1_L-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[26][0]">!MAIN[26][0]</a></td><td id="xc3000-CLB_NW1_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_NW1_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_NW1_L-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[24][3]">MAIN[24][3]</a></td><td id="xc3000-CLB_NW1_L-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_NW1_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_NW1_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_NW1_L-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_NW1_L-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_NW1_L-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_NW1_L-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW1_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_NW1_L-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][7]">!MAIN[10][7]</a></td><td id="xc3000-CLB_NW1_L-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td><td id="xc3000-CLB_NW1_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_NW1_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_NW1_L-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[12][5]">!MAIN[12][5]</a></td><td id="xc3000-CLB_NW1_L-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[22][1]">!MAIN[22][1]</a></td><td id="xc3000-CLB_NW1_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_NW1_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_NW1_L-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_NW1_L-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_NW1_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_NW1_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_NW1_L-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_NW1_L-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_NW1_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_NW1_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_NW1_L-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_NW1_L-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_NW1_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_NW1_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_NW1_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob-3"><a class="header" href="#bels-clkiob-3">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>out</td><td>CELL.OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_nw-1"><a class="header" href="#bels-misc_nw-1">Bels MISC_NW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel MISC_NW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel MISC_NW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NW</th></tr>

</thead>

<tbody>
<tr><td>IO_INPUT_MODE</td><td><a href="#xc3000-CLB_NW1_L-MISC_NW-IO_INPUT_MODE">[enum: IO_INPUT_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L enum IO_INPUT_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW1_L-MISC_NW-IO_INPUT_MODE"><th>MISC_NW.IO_INPUT_MODE</th><td id="xc3000-CLB_NW1_L-MISC_NW-IO_INPUT_MODE[0]"><a href="#xc3000-CLB_NW1_L-bit-MAIN[27][7]">MAIN[27][7]</a></td></tr>

</thead>

<tbody>
<tr><td>TTL</td><td>1</td></tr>

<tr><td>CMOS</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-26"><a class="header" href="#bel-wires-26">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

<tr><td>CELL.OUT_CLKIOB</td><td>CLKIOB.I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-26"><a class="header" href="#bitstream-26">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW1_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_NW1_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_NW1_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_NW1_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_NW1_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_NW1_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_NW1_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_NW1_L-INT-proginv-CELL.IOCLK_W[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_W[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_NW1_L-MISC_NW-IO_INPUT_MODE[0]">MISC_NW:  IO_INPUT_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_NW1_L-INT-proginv-CELL.IOCLK_N[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_N[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-3">INT: mux CELL.IMUX_BUFG bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_NW1_L-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_IO_W[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_NW1_L-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-6">INT: mux CELL.IMUX_BUFG bit 6</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-4">INT: mux CELL.IMUX_BUFG bit 4</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-2">INT: mux CELL.IMUX_BUFG bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-1">INT: mux CELL.IMUX_BUFG bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-7">INT: mux CELL.IMUX_BUFG bit 7</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_NW1_L-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_NW1_L-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-5">INT: mux CELL.IMUX_BUFG bit 5</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_NW1_L-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[4] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_NW1_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_NW1_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_BUFG-0">INT: mux CELL.IMUX_BUFG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_NW1_L-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_VW[4]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]">INT: !buffer CELL.SINGLE_HN_STUB[4] ← CELL.SINGLE_HN[4]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]">INT: !buffer CELL.SINGLE_HN[4] ← CELL.SINGLE_HN_STUB[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_NW1_L-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_NW1_L-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_NW1_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_NW1_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_NW1_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_NW1_L-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_NW1_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_NW1_L-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_NW1_L-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_NW1_L-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_NW1_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_NW1_L-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_NW1_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_NW1_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_NW1_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_NW1_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_NW1_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_NW1_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_NW1_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_NW1_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_NW1_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_NW1_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_NW1_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_NW1_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_NW1_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_NW1_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_NW1_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_NW1_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_NW1_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_NW1_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_NW1_L-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_NW1_L-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_NW1_L-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_NW1_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_NW1_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_NW1_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_NW1_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_NW1_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_NW1_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_NW1_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_NW1_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_NW1_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_NW1_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_NW1_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_NW1_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_NW1_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_NW1_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_NW1_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_NW1_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_NW1_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_NW1_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_NW1_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_nw2_l"><a class="header" href="#tile-clb_nw2_l">Tile CLB_NW2_L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-27"><a class="header" href="#switchbox-int-27">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_HN[0]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_HN[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_W[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_W[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[23][1]">!MAIN[23][1]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[4]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW2_L-INT-proginv-CELL.IOCLK_W[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_W[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-INT-proginv-CELL.IOCLK_N[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_N[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_NW2_L-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_NW2_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[27][6]">MAIN[27][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[26][7]">MAIN[26][7]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_NW2_L-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[25][0]">MAIN[25][0]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>S.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[25][3]">MAIN[25][3]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[26][1]">MAIN[26][1]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[27][3]">MAIN[27][3]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[26][5]">MAIN[26][5]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[28][1]">MAIN[28][1]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-7"><a href="#xc3000-CLB_NW2_L-bit-MAIN[12][6]">MAIN[12][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-6"><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-5"><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-4"><a href="#xc3000-CLB_NW2_L-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td>CELL.IMUX_BUFG</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_NW2_L-bit-MAIN[25][7]">MAIN[25][7]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][7]">MAIN[20][7]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_NW2_L-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][6]">MAIN[20][6]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg-4"><a class="header" href="#switchbox-bufg-4">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK</td><td>CELL.IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-27"><a class="header" href="#bels-clb-27">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_NW2_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_NW2_L-CLB-F[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_NW2_L-CLB-F[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_NW2_L-CLB-F[2]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_NW2_L-CLB-F[3]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_NW2_L-CLB-F[4]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_NW2_L-CLB-F[5]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_NW2_L-CLB-F[6]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_NW2_L-CLB-F[7]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_NW2_L-CLB-F[8]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_NW2_L-CLB-F[9]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_NW2_L-CLB-F[10]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_NW2_L-CLB-F[11]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_NW2_L-CLB-F[12]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_NW2_L-CLB-F[13]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_NW2_L-CLB-F[14]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_NW2_L-CLB-F[15]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_NW2_L-CLB-G[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_NW2_L-CLB-G[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_NW2_L-CLB-G[2]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_NW2_L-CLB-G[3]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_NW2_L-CLB-G[4]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_NW2_L-CLB-G[5]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_NW2_L-CLB-G[6]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_NW2_L-CLB-G[7]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_NW2_L-CLB-G[8]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_NW2_L-CLB-G[9]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_NW2_L-CLB-G[10]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_NW2_L-CLB-G[11]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_NW2_L-CLB-G[12]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_NW2_L-CLB-G[13]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_NW2_L-CLB-G[14]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_NW2_L-CLB-G[15]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_NW2_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_NW2_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_NW2_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_NW2_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_NW2_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_NW2_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_NW2_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_NW2_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_NW2_L-CLB-MODE[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_NW2_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_NW2_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_NW2_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_NW2_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_NW2_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_NW2_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_NW2_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_NW2_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_NW2_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_NW2_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_NW2_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_NW2_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_NW2_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_NW2_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_NW2_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_NW2_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_NW2_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_NW2_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-27"><a class="header" href="#bels-tbuf-27">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-15"><a class="header" href="#bels-pullup-15">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_NW2_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_NW2_L-bit-MAIN[27][4]">!MAIN[27][4]</a></td><td id="xc3000-CLB_NW2_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_NW2_L-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-24"><a class="header" href="#bels-io-24">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_NW2_L-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[28][5]">!MAIN[28][5]</a></td><td id="xc3000-CLB_NW2_L-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[26][0]">!MAIN[26][0]</a></td><td id="xc3000-CLB_NW2_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_NW2_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_NW2_L-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[24][3]">MAIN[24][3]</a></td><td id="xc3000-CLB_NW2_L-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_NW2_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_NW2_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_NW2_L-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_NW2_L-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_NW2_L-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_NW2_L-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW2_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_NW2_L-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][7]">!MAIN[10][7]</a></td><td id="xc3000-CLB_NW2_L-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td><td id="xc3000-CLB_NW2_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_NW2_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_NW2_L-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[12][5]">!MAIN[12][5]</a></td><td id="xc3000-CLB_NW2_L-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[22][1]">!MAIN[22][1]</a></td><td id="xc3000-CLB_NW2_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_NW2_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_NW2_L-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_NW2_L-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_NW2_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_NW2_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_NW2_L-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_NW2_L-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_NW2_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_NW2_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_NW2_L-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_NW2_L-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_NW2_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_NW2_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_NW2_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob-4"><a class="header" href="#bels-clkiob-4">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>out</td><td>CELL.OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_nw-2"><a class="header" href="#bels-misc_nw-2">Bels MISC_NW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel MISC_NW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel MISC_NW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NW</th></tr>

</thead>

<tbody>
<tr><td>IO_INPUT_MODE</td><td><a href="#xc3000-CLB_NW2_L-MISC_NW-IO_INPUT_MODE">[enum: IO_INPUT_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L enum IO_INPUT_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW2_L-MISC_NW-IO_INPUT_MODE"><th>MISC_NW.IO_INPUT_MODE</th><td id="xc3000-CLB_NW2_L-MISC_NW-IO_INPUT_MODE[0]"><a href="#xc3000-CLB_NW2_L-bit-MAIN[27][7]">MAIN[27][7]</a></td></tr>

</thead>

<tbody>
<tr><td>TTL</td><td>1</td></tr>

<tr><td>CMOS</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-27"><a class="header" href="#bel-wires-27">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

<tr><td>CELL.OUT_CLKIOB</td><td>CLKIOB.I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-27"><a class="header" href="#bitstream-27">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW2_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_NW2_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_NW2_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_NW2_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_NW2_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_NW2_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_NW2_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_NW2_L-INT-proginv-CELL.IOCLK_W[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_W[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_NW2_L-MISC_NW-IO_INPUT_MODE[0]">MISC_NW:  IO_INPUT_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_NW2_L-INT-proginv-CELL.IOCLK_N[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_N[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-3">INT: mux CELL.IMUX_BUFG bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_NW2_L-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_IO_W[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_NW2_L-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-6">INT: mux CELL.IMUX_BUFG bit 6</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-4">INT: mux CELL.IMUX_BUFG bit 4</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-2">INT: mux CELL.IMUX_BUFG bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-1">INT: mux CELL.IMUX_BUFG bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-7">INT: mux CELL.IMUX_BUFG bit 7</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_NW2_L-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_NW2_L-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-5">INT: mux CELL.IMUX_BUFG bit 5</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_NW2_L-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[4] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_NW2_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_NW2_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_BUFG-0">INT: mux CELL.IMUX_BUFG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_STUB[0]">INT: !buffer CELL.SINGLE_HN[0] ← CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_HN[0]">INT: !buffer CELL.SINGLE_HN_STUB[0] ← CELL.SINGLE_HN[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_NW2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VW[4]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_NW2_L-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_NW2_L-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_NW2_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_NW2_L-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_NW2_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_NW2_L-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_NW2_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_NW2_L-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_NW2_L-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_NW2_L-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_NW2_L-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_NW2_L-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_NW2_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_NW2_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_NW2_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_NW2_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_NW2_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_NW2_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_NW2_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_NW2_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_NW2_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_NW2_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_NW2_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_NW2_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_NW2_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_NW2_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_NW2_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_NW2_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_NW2_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_NW2_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_NW2_L-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_NW2_L-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_NW2_L-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_NW2_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_NW2_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_NW2_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_NW2_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_NW2_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_NW2_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_NW2_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_NW2_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_NW2_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_NW2_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_NW2_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_NW2_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_NW2_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_NW2_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_NW2_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_NW2_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_NW2_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_NW2_L-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_NW2_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_nw0_s"><a class="header" href="#tile-clb_nw0_s">Tile CLB_NW0_S</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-28"><a class="header" href="#switchbox-int-28">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK_V</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_W[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_IO_W[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_W[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_IO_W[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[6][7]">!MAIN[6][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_IO_W[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[23][1]">!MAIN[23][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_IO_W[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[1][5]">!MAIN[1][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][7]">!MAIN[0][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[4]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[1]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[2]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][6]">!MAIN[4][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_I[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]"><td>CELL.SINGLE_VW[3]</td><td>CELL.OUT_IO_W_Q[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_I[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]"><td>CELL.SINGLE_VW[4]</td><td>CELL.OUT_IO_W_Q[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VW[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_VW[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VW[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_VW[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VW[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_VW[3]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VW[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_VW[4]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_VW[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_VW[2]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NW0_S-INT-proginv-CELL.IOCLK_W[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_W[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-INT-proginv-CELL.IOCLK_N[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_N[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_NW0_S-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_NW0_S-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[5][2]">MAIN[5][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_CLB_X_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_W_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[0]-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[27][6]">MAIN[27][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[0]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[0]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[26][7]">MAIN[26][7]</a></td><td>CELL.IMUX_IO_W_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_W_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-4"><a href="#xc3000-CLB_NW0_S-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[25][0]">MAIN[25][0]</a></td><td>CELL.IMUX_IO_W_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>S.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_W_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[0]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[0]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[25][3]">MAIN[25][3]</a></td><td>CELL.IMUX_IO_W_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_W_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[1]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[1]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[26][1]">MAIN[26][1]</a></td><td>CELL.IMUX_IO_W_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_W_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_IK[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[27][3]">MAIN[27][3]</a></td><td>CELL.IMUX_IO_W_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_W_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_IK[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_W_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_W_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_OK[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[26][5]">MAIN[26][5]</a></td><td>CELL.IMUX_IO_W_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_W_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_OK[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[28][1]">MAIN[28][1]</a></td><td>CELL.IMUX_IO_W_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_W[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_W[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>E.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>E.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][8]">MAIN[13][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][9]">MAIN[14][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[16][9]">MAIN[16][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VW[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_W[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_BUFG</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-7"><a href="#xc3000-CLB_NW0_S-bit-MAIN[12][6]">MAIN[12][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-6"><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-5"><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-4"><a href="#xc3000-CLB_NW0_S-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[25][4]">MAIN[25][4]</a></td><td>CELL.IMUX_BUFG</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_W[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_W_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLKIOB</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_NW0_S-bit-MAIN[25][7]">MAIN[25][7]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][7]">MAIN[20][7]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_NW0_S-bit-MAIN[23][7]">MAIN[23][7]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_NW0_S-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][6]">MAIN[20][6]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VW[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VW[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="switchbox-bufg-5"><a class="header" href="#switchbox-bufg-5">Switchbox BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S switchbox BUFG permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK</td><td>CELL.IMUX_BUFG</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-28"><a class="header" href="#bels-clb-28">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_NW0_S-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_NW0_S-CLB-F[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_NW0_S-CLB-F[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_NW0_S-CLB-F[2]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_NW0_S-CLB-F[3]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_NW0_S-CLB-F[4]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_NW0_S-CLB-F[5]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_NW0_S-CLB-F[6]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_NW0_S-CLB-F[7]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_NW0_S-CLB-F[8]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_NW0_S-CLB-F[9]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_NW0_S-CLB-F[10]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_NW0_S-CLB-F[11]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_NW0_S-CLB-F[12]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_NW0_S-CLB-F[13]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_NW0_S-CLB-F[14]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_NW0_S-CLB-F[15]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_NW0_S-CLB-G[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[2][1]">!MAIN[2][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_NW0_S-CLB-G[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_NW0_S-CLB-G[2]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_NW0_S-CLB-G[3]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_NW0_S-CLB-G[4]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_NW0_S-CLB-G[5]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_NW0_S-CLB-G[6]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_NW0_S-CLB-G[7]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_NW0_S-CLB-G[8]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][0]">!MAIN[3][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_NW0_S-CLB-G[9]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_NW0_S-CLB-G[10]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_NW0_S-CLB-G[11]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_NW0_S-CLB-G[12]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][0]">!MAIN[4][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_NW0_S-CLB-G[13]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[5][0]">!MAIN[5][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_NW0_S-CLB-G[14]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[7][0]">!MAIN[7][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_NW0_S-CLB-G[15]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[6][0]">!MAIN[6][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_NW0_S-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_NW0_S-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_NW0_S-CLB-EC_ENABLE"><a href="#xc3000-CLB_NW0_S-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_NW0_S-CLB-RD_ENABLE"><a href="#xc3000-CLB_NW0_S-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_NW0_S-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_NW0_S-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_NW0_S-CLB-MODE[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_NW0_S-CLB-MUX_F2[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="xc3000-CLB_NW0_S-CLB-MUX_F2[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_NW0_S-CLB-MUX_G2[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="xc3000-CLB_NW0_S-CLB-MUX_G2[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[9][1]">MAIN[9][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_NW0_S-CLB-MUX_F3[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc3000-CLB_NW0_S-CLB-MUX_F3[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][1]">MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_NW0_S-CLB-MUX_G3[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_NW0_S-CLB-MUX_G3[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[8][1]">MAIN[8][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_NW0_S-CLB-MUX_F4[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[13][0]">MAIN[13][0]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_NW0_S-CLB-MUX_G4[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_NW0_S-CLB-MUX_DX[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_NW0_S-CLB-MUX_DX[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_NW0_S-CLB-MUX_DY[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="xc3000-CLB_NW0_S-CLB-MUX_DY[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_NW0_S-CLB-MUX_X[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_NW0_S-CLB-MUX_X[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_NW0_S-CLB-MUX_Y[1]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc3000-CLB_NW0_S-CLB-MUX_Y[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[2][3]">MAIN[2][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-28"><a class="header" href="#bels-tbuf-28">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-16"><a class="header" href="#bels-pullup-16">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_NW0_S-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_NW0_S-bit-MAIN[27][4]">!MAIN[27][4]</a></td><td id="xc3000-CLB_NW0_S-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_NW0_S-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-25"><a class="header" href="#bels-io-25">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_NW0_S-IO_W[0]-inpinv-O">CELL.IMUX_IO_W_O[0] invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[28][5]">!MAIN[28][5]</a></td><td id="xc3000-CLB_NW0_S-IO_W[1]-inpinv-O">CELL.IMUX_IO_W_O[1] invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[26][0]">!MAIN[26][0]</a></td><td id="xc3000-CLB_NW0_S-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="xc3000-CLB_NW0_S-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_NW0_S-IO_W[0]-inpinv-T">CELL.IMUX_IO_W_T[0] invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[24][3]">MAIN[24][3]</a></td><td id="xc3000-CLB_NW0_S-IO_W[1]-inpinv-T">CELL.IMUX_IO_W_T[1] invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc3000-CLB_NW0_S-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="xc3000-CLB_NW0_S-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_NW0_S-bit-MAIN[8][8]">MAIN[8][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_W_IK[0]</td><td>CELL.IMUX_IO_W_IK[1]</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_W_OK[0]</td><td>CELL.IMUX_IO_W_OK[1]</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_W_I[0]</td><td>CELL.OUT_IO_W_I[1]</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_W_Q[0]</td><td>CELL.OUT_IO_W_Q[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_W[0]</th><th>IO_W[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_NW0_S-IO_W[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_W[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_NW0_S-IO_W[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_W[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_NW0_S-IO_W[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_W[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NW0_S-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_NW0_S-IO_W[0]-READBACK_I[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][7]">!MAIN[10][7]</a></td><td id="xc3000-CLB_NW0_S-IO_W[1]-READBACK_I[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[9][3]">!MAIN[9][3]</a></td><td id="xc3000-CLB_NW0_S-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[14][8]">!MAIN[14][8]</a></td><td id="xc3000-CLB_NW0_S-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_NW0_S-IO_W[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[12][5]">!MAIN[12][5]</a></td><td id="xc3000-CLB_NW0_S-IO_W[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[22][1]">!MAIN[22][1]</a></td><td id="xc3000-CLB_NW0_S-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[11][9]">!MAIN[11][9]</a></td><td id="xc3000-CLB_NW0_S-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-IO_W[0]-IFF_MODE"><th>IO_W[0].IFF_MODE</th><td id="xc3000-CLB_NW0_S-IO_W[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_W[1]-IFF_MODE"><th>IO_W[1].IFF_MODE</th><td id="xc3000-CLB_NW0_S-IO_W[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_NW0_S-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[12][9]">MAIN[12][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_NW0_S-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[9][9]">MAIN[9][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-IO_W[0]-MUX_O"><th>IO_W[0].MUX_O</th><td id="xc3000-CLB_NW0_S-IO_W[0]-MUX_O[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_W[1]-MUX_O"><th>IO_W[1].MUX_O</th><td id="xc3000-CLB_NW0_S-IO_W[1]-MUX_O[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_NW0_S-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[18][9]">MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_NW0_S-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-IO_W[0]-SLEW"><th>IO_W[0].SLEW</th><td id="xc3000-CLB_NW0_S-IO_W[0]-SLEW[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_W[1]-SLEW"><th>IO_W[1].SLEW</th><td id="xc3000-CLB_NW0_S-IO_W[1]-SLEW[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_NW0_S-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[15][9]">MAIN[15][9]</a></td></tr>

<tr id="xc3000-CLB_NW0_S-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_NW0_S-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[6][9]">MAIN[6][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clkiob-5"><a class="header" href="#bels-clkiob-5">Bels CLKIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel CLKIOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLKIOB</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>out</td><td>CELL.OUT_CLKIOB</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_nw-3"><a class="header" href="#bels-misc_nw-3">Bels MISC_NW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel MISC_NW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel MISC_NW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NW</th></tr>

</thead>

<tbody>
<tr><td>IO_INPUT_MODE</td><td><a href="#xc3000-CLB_NW0_S-MISC_NW-IO_INPUT_MODE">[enum: IO_INPUT_MODE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S enum IO_INPUT_MODE</caption>
<thead>
<tr id="xc3000-CLB_NW0_S-MISC_NW-IO_INPUT_MODE"><th>MISC_NW.IO_INPUT_MODE</th><td id="xc3000-CLB_NW0_S-MISC_NW-IO_INPUT_MODE[0]"><a href="#xc3000-CLB_NW0_S-bit-MAIN[27][7]">MAIN[27][7]</a></td></tr>

</thead>

<tbody>
<tr><td>TTL</td><td>1</td></tr>

<tr><td>CMOS</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-28"><a class="header" href="#bel-wires-28">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_W_O[0]</td><td>IO_W[0].O</td></tr>

<tr><td>CELL.IMUX_IO_W_O[1]</td><td>IO_W[1].O</td></tr>

<tr><td>CELL.IMUX_IO_W_T[0]</td><td>IO_W[0].T</td></tr>

<tr><td>CELL.IMUX_IO_W_T[1]</td><td>IO_W[1].T</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[0]</td><td>IO_W[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_IK[1]</td><td>IO_W[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[0]</td><td>IO_W[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_W_OK[1]</td><td>IO_W[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_W_I[0]</td><td>IO_W[0].I</td></tr>

<tr><td>CELL.OUT_IO_W_I[1]</td><td>IO_W[1].I</td></tr>

<tr><td>CELL.OUT_IO_W_Q[0]</td><td>IO_W[0].Q</td></tr>

<tr><td>CELL.OUT_IO_W_Q[1]</td><td>IO_W[1].Q</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

<tr><td>CELL.OUT_CLKIOB</td><td>CLKIOB.I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-28"><a class="header" href="#bitstream-28">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NW0_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>

<tr>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc3000-CLB_NW0_S-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_NW0_S-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc3000-CLB_NW0_S-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc3000-CLB_NW0_S-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#xc3000-CLB_NW0_S-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc3000-CLB_NW0_S-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_NW0_S-INT-proginv-CELL.IOCLK_W[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_W[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_NW0_S-MISC_NW-IO_INPUT_MODE[0]">MISC_NW:  IO_INPUT_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[0]-0">INT: mux CELL.IMUX_IO_W_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_NW0_S-INT-proginv-CELL.IOCLK_N[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_N[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-3">INT: mux CELL.IMUX_BUFG bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_IO_W[0]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VW[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc3000-CLB_NW0_S-IO_W[0]-READBACK_I[0]">IO_W[0]: ! READBACK_I bit 0</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_IO_W[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[0]-3">INT: mux CELL.IMUX_IO_W_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_NW0_S-IO_W[0]-SLEW[0]">IO_W[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[0]-1">INT: mux CELL.IMUX_IO_W_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[0]-2">INT: mux CELL.IMUX_IO_W_O[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-6">INT: mux CELL.IMUX_BUFG bit 6</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-4">INT: mux CELL.IMUX_BUFG bit 4</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-2">INT: mux CELL.IMUX_BUFG bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-1">INT: mux CELL.IMUX_BUFG bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-7">INT: mux CELL.IMUX_BUFG bit 7</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_Q[0]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_Q[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[2]-CELL.OUT_IO_W_I[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.OUT_IO_W_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_VW[2]">INT: !bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_VW[2]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VW[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_NW0_S-IO_W[0]-inpinv-O">IO_W[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_NW0_S-IO_W[0]-MUX_O[0]">IO_W[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_OK[0]-0">INT: mux CELL.IMUX_IO_W_OK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-5">INT: mux CELL.IMUX_BUFG bit 5</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_NW0_S-IO_W[0]-READBACK_IFF[0]">IO_W[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VW[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VW[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[4] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_NW0_S-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_NW0_S-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_BUFG-0">INT: mux CELL.IMUX_BUFG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[0]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[3]-CELL.OUT_IO_W_Q[1]">INT: !pass CELL.SINGLE_VW[3] ← CELL.OUT_IO_W_Q[1]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc3000-CLB_NW0_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VW[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VW[4]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[4]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[4] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]">INT: !buffer CELL.SINGLE_HN_STUB[2] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]">INT: !buffer CELL.SINGLE_HN[2] ← CELL.SINGLE_HN_STUB[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_IK[0]-0">INT: mux CELL.IMUX_IO_W_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_NW0_S-IO_W[0]-IFF_MODE[0]">IO_W[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[0]-0">INT: mux CELL.IMUX_IO_W_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_NW0_S-IO_W[0]-inpinv-T">IO_W[0]: invert T</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[0]-2">INT: mux CELL.IMUX_IO_W_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_W[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_W[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VW[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[1]-CELL.OUT_IO_W_I[1]">INT: !pass CELL.SINGLE_VW[1] ← CELL.OUT_IO_W_I[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_NW0_S-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_NW0_S-INT-pass-CELL.SINGLE_VW[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VW[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_NW0_S-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_NW0_S-IO_W[1]-READBACK_I[0]">IO_W[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_NW0_S-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_IK[1]-0">INT: mux CELL.IMUX_IO_W_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[0]-1">INT: mux CELL.IMUX_IO_W_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_NW0_S-IO_W[1]-IFF_MODE[0]">IO_W[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-3">INT: mux CELL.IMUX_IO_W_O[1] bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_W[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_W[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-1">INT: mux CELL.IMUX_IO_W_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_OK[1]-0">INT: mux CELL.IMUX_IO_W_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_NW0_S-IO_W[1]-SLEW[0]">IO_W[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[1]-0">INT: mux CELL.IMUX_IO_W_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_NW0_S-IO_W[1]-inpinv-T">IO_W[1]: invert T</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_W[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_W[1]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_NW0_S-INT-progbuf-CELL.LONG_IO_W[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_W[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_NW0_S-IO_W[1]-READBACK_IFF[0]">IO_W[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_NW0_S-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_NW0_S-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_NW0_S-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_NW0_S-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_NW0_S-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_NW0_S-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_NW0_S-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_NW0_S-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_NW0_S-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_NW0_S-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_NW0_S-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_NW0_S-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_NW0_S-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_NW0_S-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_NW0_S-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_NW0_S-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_NW0_S-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_NW0_S-CLB-G[3]">CLB: ! G bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_NW0_S-IO_W[1]-MUX_O[0]">IO_W[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[1]-1">INT: mux CELL.IMUX_IO_W_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_NW0_S-IO_W[1]-inpinv-O">IO_W[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-0">INT: mux CELL.IMUX_IO_W_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_T[1]-2">INT: mux CELL.IMUX_IO_W_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-2">INT: mux CELL.IMUX_IO_W_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_NW0_S-INT-mux-CELL.IMUX_IO_W_O[1]-4">INT: mux CELL.IMUX_IO_W_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_NW0_S-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_NW0_S-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_NW0_S-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_NW0_S-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_NW0_S-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_NW0_S-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_NW0_S-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_NW0_S-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_NW0_S-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#xc3000-CLB_NW0_S-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#xc3000-CLB_NW0_S-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_NW0_S-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_NW0_S-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_NW0_S-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#xc3000-CLB_NW0_S-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_NW0_S-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_NW0_S-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_NW0_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc3000-CLB_NW0_S-CLB-G[10]">CLB: ! G bit 10</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_ne0_l"><a class="header" href="#tile-clb_ne0_l">Tile CLB_NE0_L</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-29"><a class="header" href="#switchbox-int-29">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_E[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_E[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][8]">!MAIN[19][8]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[4]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][7]">!MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[22][7]">!MAIN[22][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][8]">!MAIN[16][8]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_HN_STUB[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_STUB[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE0_L-INT-proginv-CELL.IOCLK_E[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_E[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-INT-proginv-CELL.IOCLK_N[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_N[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_NE0_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_NE0_L-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][2]">MAIN[34][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][3]">MAIN[29][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[1][4]">MAIN[1][4]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_NE0_L-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[2][1]">MAIN[2][1]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_NE0_L-bit-MAIN[33][8]">MAIN[33][8]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][9]">MAIN[34][9]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][8]">MAIN[35][8]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][9]">MAIN[35][9]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][8]">MAIN[34][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][8]">MAIN[25][8]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][9]">MAIN[27][9]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][8]">MAIN[27][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][9]">MAIN[24][9]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][8]">MAIN[23][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][9]">MAIN[28][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][9]">MAIN[30][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][9]">MAIN[19][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][5]">MAIN[34][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_NE0_L-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[7][5]">MAIN[7][5]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_NE0_L-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_NE0_L-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_NE0_L-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_NE0_L-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_NE0_L-bit-MAIN[5][6]">MAIN[5][6]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-29"><a class="header" href="#bels-clb-29">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_NE0_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_NE0_L-CLB-F[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_NE0_L-CLB-F[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_NE0_L-CLB-F[2]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_NE0_L-CLB-F[3]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_NE0_L-CLB-F[4]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_NE0_L-CLB-F[5]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_NE0_L-CLB-F[6]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_NE0_L-CLB-F[7]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_NE0_L-CLB-F[8]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_NE0_L-CLB-F[9]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[33][0]">!MAIN[33][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_NE0_L-CLB-F[10]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_NE0_L-CLB-F[11]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[34][0]">!MAIN[34][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_NE0_L-CLB-F[12]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_NE0_L-CLB-F[13]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_NE0_L-CLB-F[14]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][0]">!MAIN[28][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_NE0_L-CLB-F[15]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][0]">!MAIN[29][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_NE0_L-CLB-G[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_NE0_L-CLB-G[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_NE0_L-CLB-G[2]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_NE0_L-CLB-G[3]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_NE0_L-CLB-G[4]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_NE0_L-CLB-G[5]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_NE0_L-CLB-G[6]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_NE0_L-CLB-G[7]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_NE0_L-CLB-G[8]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_NE0_L-CLB-G[9]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_NE0_L-CLB-G[10]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_NE0_L-CLB-G[11]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_NE0_L-CLB-G[12]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_NE0_L-CLB-G[13]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_NE0_L-CLB-G[14]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_NE0_L-CLB-G[15]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_NE0_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_NE0_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_NE0_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_NE0_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_NE0_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_NE0_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_NE0_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_NE0_L-CLB-MODE[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][0]">MAIN[24][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_NE0_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="xc3000-CLB_NE0_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_NE0_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_NE0_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_NE0_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][2]">MAIN[27][2]</a></td><td id="xc3000-CLB_NE0_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_NE0_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_NE0_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_NE0_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_NE0_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[22][0]">MAIN[22][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_NE0_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc3000-CLB_NE0_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_NE0_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc3000-CLB_NE0_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][2]">MAIN[24][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_NE0_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc3000-CLB_NE0_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[30][3]">MAIN[30][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_NE0_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_NE0_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-29"><a class="header" href="#bels-tbuf-29">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-17"><a class="header" href="#bels-pullup-17">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_NE0_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_NE0_L-bit-MAIN[10][3]">!MAIN[10][3]</a></td><td id="xc3000-CLB_NE0_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_NE0_L-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-26"><a class="header" href="#bels-io-26">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_NE0_L-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="xc3000-CLB_NE0_L-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td><td id="xc3000-CLB_NE0_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[33][9]">!MAIN[33][9]</a></td><td id="xc3000-CLB_NE0_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_NE0_L-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_NE0_L-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_NE0_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[26][8]">MAIN[26][8]</a></td><td id="xc3000-CLB_NE0_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_NE0_L-bit-MAIN[22][8]">MAIN[22][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_NE0_L-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_NE0_L-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_NE0_L-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE0_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_NE0_L-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[13][2]">!MAIN[13][2]</a></td><td id="xc3000-CLB_NE0_L-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td><td id="xc3000-CLB_NE0_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[28][8]">!MAIN[28][8]</a></td><td id="xc3000-CLB_NE0_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][8]">!MAIN[20][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_NE0_L-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[8][4]">!MAIN[8][4]</a></td><td id="xc3000-CLB_NE0_L-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td><td id="xc3000-CLB_NE0_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="xc3000-CLB_NE0_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_NE0_L-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_NE0_L-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_NE0_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[26][9]">MAIN[26][9]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_NE0_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[23][9]">MAIN[23][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_NE0_L-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_NE0_L-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_NE0_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[32][9]">MAIN[32][9]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_NE0_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[17][9]">MAIN[17][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_NE0_L-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_NE0_L-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[2][2]">MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_NE0_L-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_NE0_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[29][9]">MAIN[29][9]</a></td></tr>

<tr id="xc3000-CLB_NE0_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_NE0_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_NE0_L-bit-MAIN[20][9]">MAIN[20][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_ne"><a class="header" href="#bels-misc_ne">Bels MISC_NE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel MISC_NE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel MISC_NE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NE</th></tr>

</thead>

<tbody>
<tr><td>TAC</td><td id="xc3000-CLB_NE0_L-MISC_NE-TAC"><a href="#xc3000-CLB_NE0_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>POR</td><td id="xc3000-CLB_NE0_L-MISC_NE-POR"><a href="#xc3000-CLB_NE0_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-29"><a class="header" href="#bel-wires-29">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-29"><a class="header" href="#bitstream-29">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE0_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_NE0_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_NE0_L-MISC_NE-POR">MISC_NE: ! POR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#xc3000-CLB_NE0_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_NE0_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_NE0_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_NE0_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_NE0_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[4] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_NE0_L-INT-proginv-CELL.IOCLK_N[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_N[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_NE0_L-INT-proginv-CELL.IOCLK_E[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_E[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[2]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_NE0_L-MISC_NE-TAC">MISC_NE: ! TAC</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.SINGLE_HN_STUB[2]-CELL.SINGLE_HN[2]">INT: !buffer CELL.SINGLE_HN_STUB[2] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_STUB[2]">INT: !buffer CELL.SINGLE_HN[2] ← CELL.SINGLE_HN_STUB[2]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_NE0_L-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_NE0_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_NE0_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_NE0_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_NE0_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_NE0_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_NE0_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_NE0_L-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_NE0_L-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_NE0_L-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_NE0_L-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_NE0_L-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_NE0_L-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_NE0_L-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_NE0_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_NE0_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_NE0_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_NE0_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_NE0_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc3000-CLB_NE0_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc3000-CLB_NE0_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_NE0_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_NE0_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_NE0_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_NE0_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_NE0_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_NE0_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_NE0_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_NE0_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_NE0_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_NE0_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_NE0_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_NE0_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_NE0_L-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_NE0_L-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_NE0_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_NE0_L-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_NE0_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_NE0_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_NE0_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_NE0_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_NE0_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_NE0_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_NE0_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_NE0_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_NE0_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_NE0_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_NE0_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_NE0_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_NE0_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_NE0_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_NE0_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_NE0_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_NE0_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_NE0_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_NE0_L-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_NE0_L-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_NE0_L-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE0_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_NE0_L-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_ne1_l"><a class="header" href="#tile-clb_ne1_l">Tile CLB_NE1_L</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-30"><a class="header" href="#switchbox-int-30">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_HN[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_E[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_E[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][8]">!MAIN[19][8]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[4]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][7]">!MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[22][7]">!MAIN[22][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][8]">!MAIN[16][8]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE1_L-INT-proginv-CELL.IOCLK_E[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_E[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-INT-proginv-CELL.IOCLK_N[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_N[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_NE1_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_NE1_L-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][2]">MAIN[34][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][3]">MAIN[29][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[1][4]">MAIN[1][4]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_NE1_L-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[2][1]">MAIN[2][1]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_NE1_L-bit-MAIN[33][8]">MAIN[33][8]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][9]">MAIN[34][9]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][8]">MAIN[35][8]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][9]">MAIN[35][9]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][8]">MAIN[34][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][8]">MAIN[25][8]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][9]">MAIN[27][9]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][8]">MAIN[27][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][9]">MAIN[24][9]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][8]">MAIN[23][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][9]">MAIN[28][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][9]">MAIN[30][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][9]">MAIN[19][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][5]">MAIN[34][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_NE1_L-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[7][5]">MAIN[7][5]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_NE1_L-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_NE1_L-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_NE1_L-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_NE1_L-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_NE1_L-bit-MAIN[5][6]">MAIN[5][6]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-30"><a class="header" href="#bels-clb-30">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_NE1_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_NE1_L-CLB-F[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_NE1_L-CLB-F[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_NE1_L-CLB-F[2]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_NE1_L-CLB-F[3]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_NE1_L-CLB-F[4]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_NE1_L-CLB-F[5]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_NE1_L-CLB-F[6]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_NE1_L-CLB-F[7]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_NE1_L-CLB-F[8]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_NE1_L-CLB-F[9]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[33][0]">!MAIN[33][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_NE1_L-CLB-F[10]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_NE1_L-CLB-F[11]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[34][0]">!MAIN[34][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_NE1_L-CLB-F[12]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_NE1_L-CLB-F[13]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_NE1_L-CLB-F[14]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][0]">!MAIN[28][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_NE1_L-CLB-F[15]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][0]">!MAIN[29][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_NE1_L-CLB-G[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_NE1_L-CLB-G[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_NE1_L-CLB-G[2]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_NE1_L-CLB-G[3]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_NE1_L-CLB-G[4]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_NE1_L-CLB-G[5]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_NE1_L-CLB-G[6]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_NE1_L-CLB-G[7]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_NE1_L-CLB-G[8]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_NE1_L-CLB-G[9]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_NE1_L-CLB-G[10]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_NE1_L-CLB-G[11]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_NE1_L-CLB-G[12]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_NE1_L-CLB-G[13]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_NE1_L-CLB-G[14]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_NE1_L-CLB-G[15]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_NE1_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_NE1_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_NE1_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_NE1_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_NE1_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_NE1_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_NE1_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_NE1_L-CLB-MODE[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][0]">MAIN[24][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_NE1_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="xc3000-CLB_NE1_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_NE1_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_NE1_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_NE1_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][2]">MAIN[27][2]</a></td><td id="xc3000-CLB_NE1_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_NE1_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_NE1_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_NE1_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_NE1_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[22][0]">MAIN[22][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_NE1_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc3000-CLB_NE1_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_NE1_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc3000-CLB_NE1_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][2]">MAIN[24][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_NE1_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc3000-CLB_NE1_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[30][3]">MAIN[30][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_NE1_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_NE1_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-30"><a class="header" href="#bels-tbuf-30">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-18"><a class="header" href="#bels-pullup-18">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_NE1_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_NE1_L-bit-MAIN[10][3]">!MAIN[10][3]</a></td><td id="xc3000-CLB_NE1_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_NE1_L-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-27"><a class="header" href="#bels-io-27">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_NE1_L-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="xc3000-CLB_NE1_L-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td><td id="xc3000-CLB_NE1_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[33][9]">!MAIN[33][9]</a></td><td id="xc3000-CLB_NE1_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_NE1_L-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_NE1_L-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_NE1_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[26][8]">MAIN[26][8]</a></td><td id="xc3000-CLB_NE1_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_NE1_L-bit-MAIN[22][8]">MAIN[22][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_NE1_L-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_NE1_L-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_NE1_L-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE1_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_NE1_L-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[13][2]">!MAIN[13][2]</a></td><td id="xc3000-CLB_NE1_L-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td><td id="xc3000-CLB_NE1_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[28][8]">!MAIN[28][8]</a></td><td id="xc3000-CLB_NE1_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][8]">!MAIN[20][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_NE1_L-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[8][4]">!MAIN[8][4]</a></td><td id="xc3000-CLB_NE1_L-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td><td id="xc3000-CLB_NE1_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="xc3000-CLB_NE1_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_NE1_L-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_NE1_L-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_NE1_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[26][9]">MAIN[26][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_NE1_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[23][9]">MAIN[23][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_NE1_L-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_NE1_L-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_NE1_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[32][9]">MAIN[32][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_NE1_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[17][9]">MAIN[17][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_NE1_L-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_NE1_L-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[2][2]">MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_NE1_L-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_NE1_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[29][9]">MAIN[29][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_NE1_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_NE1_L-bit-MAIN[20][9]">MAIN[20][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_ne-1"><a class="header" href="#bels-misc_ne-1">Bels MISC_NE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel MISC_NE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel MISC_NE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NE</th></tr>

</thead>

<tbody>
<tr><td>TAC</td><td id="xc3000-CLB_NE1_L-MISC_NE-TAC"><a href="#xc3000-CLB_NE1_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>POR</td><td id="xc3000-CLB_NE1_L-MISC_NE-POR"><a href="#xc3000-CLB_NE1_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-30"><a class="header" href="#bel-wires-30">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-30"><a class="header" href="#bitstream-30">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_NE1_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_NE1_L-MISC_NE-POR">MISC_NE: ! POR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#xc3000-CLB_NE1_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_NE1_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_NE1_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_NE1_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_NE1_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_HN_STUB[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_HN_STUB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[4]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[4]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[4] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_NE1_L-INT-proginv-CELL.IOCLK_N[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_N[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_NE1_L-INT-proginv-CELL.IOCLK_E[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_E[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_NE1_L-MISC_NE-TAC">MISC_NE: ! TAC</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]">INT: !buffer CELL.SINGLE_HN_STUB[4] ← CELL.SINGLE_HN[4]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]">INT: !buffer CELL.SINGLE_HN[4] ← CELL.SINGLE_HN_STUB[4]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_NE1_L-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_NE1_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_NE1_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_NE1_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_NE1_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_NE1_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_NE1_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_NE1_L-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_NE1_L-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_NE1_L-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_NE1_L-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_NE1_L-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_NE1_L-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_NE1_L-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_NE1_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_NE1_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_NE1_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_NE1_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_NE1_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc3000-CLB_NE1_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc3000-CLB_NE1_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_NE1_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_NE1_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_NE1_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_NE1_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_NE1_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_NE1_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_NE1_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_NE1_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_NE1_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_NE1_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_NE1_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_NE1_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_NE1_L-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_NE1_L-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_NE1_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_NE1_L-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_NE1_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_NE1_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_NE1_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_NE1_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_NE1_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_NE1_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_NE1_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_NE1_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_NE1_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_NE1_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_NE1_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_NE1_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_NE1_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_NE1_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_NE1_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_NE1_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_NE1_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_NE1_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_NE1_L-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_NE1_L-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_NE1_L-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE1_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_NE1_L-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_ne2_l"><a class="header" href="#tile-clb_ne2_l">Tile CLB_NE2_L</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-31"><a class="header" href="#switchbox-int-31">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_HN[0]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_HN[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_E[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_E[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][8]">!MAIN[19][8]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK"><td>CELL.GCLK_V</td><td>CELL.GCLK</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[4]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][7]">!MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[22][7]">!MAIN[22][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][8]">!MAIN[16][8]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_HN_STUB[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_STUB[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE2_L-INT-proginv-CELL.IOCLK_E[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_E[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-INT-proginv-CELL.IOCLK_N[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_N[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_NE2_L-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_NE2_L-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][2]">MAIN[19][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][2]">MAIN[34][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][3]">MAIN[29][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[1][4]">MAIN[1][4]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_NE2_L-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[2][1]">MAIN[2][1]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_NE2_L-bit-MAIN[33][8]">MAIN[33][8]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][9]">MAIN[34][9]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][8]">MAIN[35][8]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][9]">MAIN[35][9]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][8]">MAIN[34][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][8]">MAIN[25][8]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][9]">MAIN[27][9]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][8]">MAIN[27][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][9]">MAIN[24][9]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][8]">MAIN[23][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][9]">MAIN[28][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][9]">MAIN[21][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][9]">MAIN[30][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][9]">MAIN[19][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][5]">MAIN[34][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_NE2_L-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[7][5]">MAIN[7][5]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_NE2_L-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_NE2_L-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_NE2_L-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_NE2_L-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_NE2_L-bit-MAIN[5][6]">MAIN[5][6]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-31"><a class="header" href="#bels-clb-31">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_NE2_L-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_NE2_L-CLB-F[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_NE2_L-CLB-F[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_NE2_L-CLB-F[2]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_NE2_L-CLB-F[3]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_NE2_L-CLB-F[4]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_NE2_L-CLB-F[5]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_NE2_L-CLB-F[6]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_NE2_L-CLB-F[7]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_NE2_L-CLB-F[8]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_NE2_L-CLB-F[9]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[33][0]">!MAIN[33][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_NE2_L-CLB-F[10]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_NE2_L-CLB-F[11]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[34][0]">!MAIN[34][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_NE2_L-CLB-F[12]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_NE2_L-CLB-F[13]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_NE2_L-CLB-F[14]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][0]">!MAIN[28][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_NE2_L-CLB-F[15]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][0]">!MAIN[29][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_NE2_L-CLB-G[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_NE2_L-CLB-G[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_NE2_L-CLB-G[2]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_NE2_L-CLB-G[3]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_NE2_L-CLB-G[4]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_NE2_L-CLB-G[5]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_NE2_L-CLB-G[6]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_NE2_L-CLB-G[7]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_NE2_L-CLB-G[8]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_NE2_L-CLB-G[9]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_NE2_L-CLB-G[10]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_NE2_L-CLB-G[11]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_NE2_L-CLB-G[12]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_NE2_L-CLB-G[13]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_NE2_L-CLB-G[14]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_NE2_L-CLB-G[15]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_NE2_L-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_NE2_L-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_NE2_L-CLB-EC_ENABLE"><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_NE2_L-CLB-RD_ENABLE"><a href="#xc3000-CLB_NE2_L-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_NE2_L-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_NE2_L-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_NE2_L-CLB-MODE[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][0]">MAIN[24][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_NE2_L-CLB-MUX_F2[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="xc3000-CLB_NE2_L-CLB-MUX_F2[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_NE2_L-CLB-MUX_G2[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_NE2_L-CLB-MUX_G2[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_NE2_L-CLB-MUX_F3[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][2]">MAIN[27][2]</a></td><td id="xc3000-CLB_NE2_L-CLB-MUX_F3[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_NE2_L-CLB-MUX_G3[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_NE2_L-CLB-MUX_G3[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_NE2_L-CLB-MUX_F4[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_NE2_L-CLB-MUX_G4[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[22][0]">MAIN[22][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_NE2_L-CLB-MUX_DX[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc3000-CLB_NE2_L-CLB-MUX_DX[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_NE2_L-CLB-MUX_DY[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc3000-CLB_NE2_L-CLB-MUX_DY[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][2]">MAIN[24][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_NE2_L-CLB-MUX_X[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc3000-CLB_NE2_L-CLB-MUX_X[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[30][3]">MAIN[30][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_NE2_L-CLB-MUX_Y[1]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_NE2_L-CLB-MUX_Y[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-31"><a class="header" href="#bels-tbuf-31">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-19"><a class="header" href="#bels-pullup-19">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_NE2_L-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_NE2_L-bit-MAIN[10][3]">!MAIN[10][3]</a></td><td id="xc3000-CLB_NE2_L-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_NE2_L-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-28"><a class="header" href="#bels-io-28">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_NE2_L-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="xc3000-CLB_NE2_L-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[1][0]">!MAIN[1][0]</a></td><td id="xc3000-CLB_NE2_L-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[33][9]">!MAIN[33][9]</a></td><td id="xc3000-CLB_NE2_L-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_NE2_L-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_NE2_L-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_NE2_L-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[26][8]">MAIN[26][8]</a></td><td id="xc3000-CLB_NE2_L-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_NE2_L-bit-MAIN[22][8]">MAIN[22][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_NE2_L-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_NE2_L-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_NE2_L-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE2_L-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_NE2_L-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[13][2]">!MAIN[13][2]</a></td><td id="xc3000-CLB_NE2_L-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[5][1]">!MAIN[5][1]</a></td><td id="xc3000-CLB_NE2_L-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[28][8]">!MAIN[28][8]</a></td><td id="xc3000-CLB_NE2_L-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][8]">!MAIN[20][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_NE2_L-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[8][4]">!MAIN[8][4]</a></td><td id="xc3000-CLB_NE2_L-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[6][1]">!MAIN[6][1]</a></td><td id="xc3000-CLB_NE2_L-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="xc3000-CLB_NE2_L-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_NE2_L-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_NE2_L-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_NE2_L-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[26][9]">MAIN[26][9]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_NE2_L-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[23][9]">MAIN[23][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_NE2_L-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_NE2_L-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_NE2_L-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[32][9]">MAIN[32][9]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_NE2_L-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[17][9]">MAIN[17][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_NE2_L-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_NE2_L-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[2][2]">MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_NE2_L-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_NE2_L-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[29][9]">MAIN[29][9]</a></td></tr>

<tr id="xc3000-CLB_NE2_L-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_NE2_L-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_NE2_L-bit-MAIN[20][9]">MAIN[20][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_ne-2"><a class="header" href="#bels-misc_ne-2">Bels MISC_NE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel MISC_NE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel MISC_NE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NE</th></tr>

</thead>

<tbody>
<tr><td>TAC</td><td id="xc3000-CLB_NE2_L-MISC_NE-TAC"><a href="#xc3000-CLB_NE2_L-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>POR</td><td id="xc3000-CLB_NE2_L-MISC_NE-POR"><a href="#xc3000-CLB_NE2_L-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-31"><a class="header" href="#bel-wires-31">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-31"><a class="header" href="#bitstream-31">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE2_L rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_NE2_L-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_NE2_L-MISC_NE-POR">MISC_NE: ! POR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.GCLK_V-CELL.GCLK">INT: !buffer CELL.GCLK_V ← CELL.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#xc3000-CLB_NE2_L-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_NE2_L-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_NE2_L-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_NE2_L-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_NE2_L-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_HN_STUB[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_HN_STUB[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[4] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_NE2_L-INT-proginv-CELL.IOCLK_N[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_N[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_NE2_L-INT-proginv-CELL.IOCLK_E[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_E[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_NE2_L-MISC_NE-TAC">MISC_NE: ! TAC</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_STUB[0]">INT: !buffer CELL.SINGLE_HN[0] ← CELL.SINGLE_HN_STUB[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.SINGLE_HN_STUB[0]-CELL.SINGLE_HN[0]">INT: !buffer CELL.SINGLE_HN_STUB[0] ← CELL.SINGLE_HN[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_NE2_L-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_NE2_L-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_NE2_L-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_NE2_L-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_NE2_L-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_NE2_L-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_NE2_L-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_NE2_L-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_NE2_L-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_NE2_L-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_NE2_L-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_NE2_L-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_NE2_L-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_NE2_L-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_NE2_L-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_NE2_L-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_NE2_L-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_NE2_L-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_NE2_L-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc3000-CLB_NE2_L-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc3000-CLB_NE2_L-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_NE2_L-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_NE2_L-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_NE2_L-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_NE2_L-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_NE2_L-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_NE2_L-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_NE2_L-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_NE2_L-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_NE2_L-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_NE2_L-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_NE2_L-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_NE2_L-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_NE2_L-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_NE2_L-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_NE2_L-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_NE2_L-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_NE2_L-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_NE2_L-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_NE2_L-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_NE2_L-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_NE2_L-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_NE2_L-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_NE2_L-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_NE2_L-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_NE2_L-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_NE2_L-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_NE2_L-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_NE2_L-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_NE2_L-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_NE2_L-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_NE2_L-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_NE2_L-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_NE2_L-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_NE2_L-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_NE2_L-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_NE2_L-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_NE2_L-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE2_L-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_NE2_L-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clb_ne1_s"><a class="header" href="#tile-clb_ne1_s">Tile CLB_NE1_S</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-32"><a class="header" href="#switchbox-int-32">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK_V</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_HN[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]"><td>CELL.LONG_H[0]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]"><td>CELL.LONG_H[1]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_E[0]"><td>CELL.LONG_IO_N[0]</td><td>CELL.LONG_IO_E[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]"><td>CELL.LONG_IO_N[1]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_E[1]"><td>CELL.LONG_IO_N[1]</td><td>CELL.LONG_IO_E[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V"><td>CELL.LONG_IO_N[1]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_HN[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_HN[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_V[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][8]">!MAIN[19][8]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_N[0]"><td>CELL.LONG_IO_E[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_N[1]"><td>CELL.LONG_IO_E[1]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]"><td>CELL.ACLK_V</td><td>CELL.SINGLE_HN[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]"><td>CELL.ACLK_V</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.LONG_V[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.LONG_V[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_HN[2]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V"><td>CELL.SINGLE_HN[3]</td><td>CELL.ACLK_V</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][6]">!MAIN[16][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.OUT_IO_N_Q[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[1]"><td>CELL.SINGLE_HN[4]</td><td>CELL.OUT_IO_N_I[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.LONG_IO_N[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][7]">!MAIN[25][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_IO_N[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[22][7]">!MAIN[22][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_X_E</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_I[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_N_Q_E1</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_I_E1</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][7]">!MAIN[24][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_N_Q[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.LONG_H[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[11][3]">!MAIN[11][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[1]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.LONG_H[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[5][2]">!MAIN[5][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[2]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[5][3]">!MAIN[5][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_I[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[6][3]">!MAIN[6][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]"><td>CELL.SINGLE_VE[3]</td><td>CELL.OUT_IO_E_Q[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_X</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_CLB_Y</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_I[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[3][1]">!MAIN[3][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]"><td>CELL.SINGLE_VE[4]</td><td>CELL.OUT_IO_E_Q[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[4][2]">!MAIN[4][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VE[4]"><td>CELL.SINGLE_HN[0]</td><td>CELL.SINGLE_VE[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VE[3]"><td>CELL.SINGLE_HN[1]</td><td>CELL.SINGLE_VE[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][6]">!MAIN[21][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VE[2]"><td>CELL.SINGLE_HN[2]</td><td>CELL.SINGLE_VE[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_HN_E[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][8]">!MAIN[16][8]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][7]">!MAIN[19][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VE[1]"><td>CELL.SINGLE_HN[3]</td><td>CELL.SINGLE_VE[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VE[0]"><td>CELL.SINGLE_HN[4]</td><td>CELL.SINGLE_VE[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[0]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_HN_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][6]">!MAIN[14][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_HN_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][6]">!MAIN[20][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_HN_STUB[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_HN_STUB[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][7]">!MAIN[15][7]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_HN_STUB[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc3000-CLB_NE1_S-INT-proginv-CELL.IOCLK_E[1]-CELL.IMUX_IOCLK[1]"><td>CELL.IOCLK_E[1]</td><td>CELL.IMUX_IOCLK[1]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[1][6]">!MAIN[1][6]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-INT-proginv-CELL.IOCLK_N[0]-CELL.IMUX_IOCLK[0]"><td>CELL.IOCLK_N[0]</td><td>CELL.IMUX_IOCLK[0]</td><td><a href="#xc3000-CLB_NE1_S-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_A</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_A-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_A-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_A-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_A-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][3]">MAIN[28][3]</a></td><td>CELL.IMUX_CLB_A</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_N_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_B</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-4"><a href="#xc3000-CLB_NE1_S-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_B</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X_E</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_C</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-4"><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][2]">MAIN[19][2]</a></td><td>CELL.IMUX_CLB_C</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.OUT_IO_E_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_D</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_D-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_D-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_D-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_D-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_CLB_D</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>S.OUT_CLB_Y</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_E</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_E-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_E-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][2]">MAIN[34][2]</a></td><td>CELL.IMUX_CLB_E</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>S.SINGLE_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_DI</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_DI-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_DI-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_DI-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_DI-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_EC</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_EC-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_EC-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_EC-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_EC-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][3]">MAIN[29][3]</a></td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_RD</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_RD-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_RD-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>S.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>S.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_CLB_K</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_K-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_K-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_K-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_K-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][4]">MAIN[30][4]</a></td><td>CELL.IMUX_CLB_K</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK_V</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_E_O[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[0]-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[0]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[0]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[1][4]">MAIN[1][4]</a></td><td>CELL.IMUX_IO_E_O[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_E_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-4"><a href="#xc3000-CLB_NE1_S-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_IO_E_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>S.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_E_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[0]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[0]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.IMUX_IO_E_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_E_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[1]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[1]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_IO_E_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_E[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_E_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_IK[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_IO_E_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_E_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_IK[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.IMUX_IO_E_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_E_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_OK[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>CELL.IMUX_IO_E_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_E_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_OK[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[2][1]">MAIN[2][1]</a></td><td>CELL.IMUX_IO_E_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_E[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_E[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_N_O[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-4"><a href="#xc3000-CLB_NE1_S-bit-MAIN[33][8]">MAIN[33][8]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][9]">MAIN[34][9]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][8]">MAIN[35][8]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][9]">MAIN[35][9]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][8]">MAIN[34][8]</a></td><td>CELL.IMUX_IO_N_O[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.ACLK_V</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_N_O[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-4"><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.IMUX_IO_N_O[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_CLB_Y</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_N_T[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[0]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][8]">MAIN[25][8]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[0]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][9]">MAIN[27][9]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][8]">MAIN[27][8]</a></td><td>CELL.IMUX_IO_N_T[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_N_T[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[1]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[1]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][9]">MAIN[24][9]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][8]">MAIN[23][8]</a></td><td>CELL.IMUX_IO_N_T[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL.SPECIAL_IO_PULLUP</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_N[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_N_IK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][9]">MAIN[28][9]</a></td><td>CELL.IMUX_IO_N_IK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_N_IK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][9]">MAIN[21][9]</a></td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[0]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_N_OK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][9]">MAIN[30][9]</a></td><td>CELL.IMUX_IO_N_OK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IO_N_OK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][9]">MAIN[19][9]</a></td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.IOCLK_N[1]</td></tr>

<tr><td>1</td><td>CELL.IOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_TBUF_I[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_TBUF_I[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.SINGLE_VE[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][5]">MAIN[27][5]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][5]">MAIN[34][5]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_TBUF_T[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[2]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[2]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_TBUF_T[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.SINGLE_VE[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_TBUF_T[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[3]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[3]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IOCLK[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-4"><a href="#xc3000-CLB_NE1_S-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[7][5]">MAIN[7][5]</a></td><td>CELL.IMUX_IOCLK[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_VE[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.ACLK</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S switchbox INT muxes IMUX_IOCLK[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-4"><a href="#xc3000-CLB_NE1_S-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-3"><a href="#xc3000-CLB_NE1_S-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-2"><a href="#xc3000-CLB_NE1_S-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-1"><a href="#xc3000-CLB_NE1_S-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-0"><a href="#xc3000-CLB_NE1_S-bit-MAIN[5][6]">MAIN[5][6]</a></td><td>CELL.IMUX_IOCLK[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_HN[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_HN[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_E[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_VE[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-clb-32"><a class="header" href="#bels-clb-32">Bels CLB</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel CLB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>A</td><td>in</td><td>CELL.IMUX_CLB_A</td></tr>

<tr><td>B</td><td>in</td><td>CELL.IMUX_CLB_B</td></tr>

<tr><td>C</td><td>in</td><td>CELL.IMUX_CLB_C</td></tr>

<tr><td>D</td><td>in</td><td>CELL.IMUX_CLB_D</td></tr>

<tr><td>E</td><td>in</td><td>CELL.IMUX_CLB_E</td></tr>

<tr><td>DI</td><td>in</td><td>CELL.IMUX_CLB_DI</td></tr>

<tr><td>EC</td><td>in</td><td>CELL.IMUX_CLB_EC</td></tr>

<tr><td>RD</td><td>in</td><td>CELL.IMUX_CLB_RD</td></tr>

<tr><td>K</td><td>in</td><td id="xc3000-CLB_NE1_S-CLB-inpinv-K">CELL.IMUX_CLB_K invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

<tr><td>X</td><td>out</td><td>CELL.OUT_CLB_X</td></tr>

<tr><td>Y</td><td>out</td><td>CELL.OUT_CLB_Y</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel CLB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CLB</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="xc3000-CLB_NE1_S-CLB-F[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr><td>F bit 1</td><td id="xc3000-CLB_NE1_S-CLB-F[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr><td>F bit 2</td><td id="xc3000-CLB_NE1_S-CLB-F[2]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr><td>F bit 3</td><td id="xc3000-CLB_NE1_S-CLB-F[3]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr><td>F bit 4</td><td id="xc3000-CLB_NE1_S-CLB-F[4]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr><td>F bit 5</td><td id="xc3000-CLB_NE1_S-CLB-F[5]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr><td>F bit 6</td><td id="xc3000-CLB_NE1_S-CLB-F[6]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr><td>F bit 7</td><td id="xc3000-CLB_NE1_S-CLB-F[7]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr><td>F bit 8</td><td id="xc3000-CLB_NE1_S-CLB-F[8]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr><td>F bit 9</td><td id="xc3000-CLB_NE1_S-CLB-F[9]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[33][0]">!MAIN[33][0]</a></td></tr>

<tr><td>F bit 10</td><td id="xc3000-CLB_NE1_S-CLB-F[10]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr><td>F bit 11</td><td id="xc3000-CLB_NE1_S-CLB-F[11]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[34][0]">!MAIN[34][0]</a></td></tr>

<tr><td>F bit 12</td><td id="xc3000-CLB_NE1_S-CLB-F[12]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr><td>F bit 13</td><td id="xc3000-CLB_NE1_S-CLB-F[13]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr><td>F bit 14</td><td id="xc3000-CLB_NE1_S-CLB-F[14]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][0]">!MAIN[28][0]</a></td></tr>

<tr><td>F bit 15</td><td id="xc3000-CLB_NE1_S-CLB-F[15]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][0]">!MAIN[29][0]</a></td></tr>

<tr><td>G bit 0</td><td id="xc3000-CLB_NE1_S-CLB-G[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

<tr><td>G bit 1</td><td id="xc3000-CLB_NE1_S-CLB-G[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>G bit 2</td><td id="xc3000-CLB_NE1_S-CLB-G[2]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][1]">!MAIN[15][1]</a></td></tr>

<tr><td>G bit 3</td><td id="xc3000-CLB_NE1_S-CLB-G[3]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>G bit 4</td><td id="xc3000-CLB_NE1_S-CLB-G[4]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][1]">!MAIN[19][1]</a></td></tr>

<tr><td>G bit 5</td><td id="xc3000-CLB_NE1_S-CLB-G[5]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr><td>G bit 6</td><td id="xc3000-CLB_NE1_S-CLB-G[6]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][1]">!MAIN[20][1]</a></td></tr>

<tr><td>G bit 7</td><td id="xc3000-CLB_NE1_S-CLB-G[7]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][1]">!MAIN[21][1]</a></td></tr>

<tr><td>G bit 8</td><td id="xc3000-CLB_NE1_S-CLB-G[8]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][0]">!MAIN[17][0]</a></td></tr>

<tr><td>G bit 9</td><td id="xc3000-CLB_NE1_S-CLB-G[9]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][0]">!MAIN[16][0]</a></td></tr>

<tr><td>G bit 10</td><td id="xc3000-CLB_NE1_S-CLB-G[10]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[14][0]">!MAIN[14][0]</a></td></tr>

<tr><td>G bit 11</td><td id="xc3000-CLB_NE1_S-CLB-G[11]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[15][0]">!MAIN[15][0]</a></td></tr>

<tr><td>G bit 12</td><td id="xc3000-CLB_NE1_S-CLB-G[12]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][0]">!MAIN[18][0]</a></td></tr>

<tr><td>G bit 13</td><td id="xc3000-CLB_NE1_S-CLB-G[13]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][0]">!MAIN[19][0]</a></td></tr>

<tr><td>G bit 14</td><td id="xc3000-CLB_NE1_S-CLB-G[14]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[21][0]">!MAIN[21][0]</a></td></tr>

<tr><td>G bit 15</td><td id="xc3000-CLB_NE1_S-CLB-G[15]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][0]">!MAIN[20][0]</a></td></tr>

<tr><td>MODE</td><td><a href="#xc3000-CLB_NE1_S-CLB-MODE">[enum: CLB_MODE]</a></td></tr>

<tr><td>MUX_F2</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_F2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_G2</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_G2">[enum: CLB_MUX_I2]</a></td></tr>

<tr><td>MUX_F3</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_F3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_G3</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_G3">[enum: CLB_MUX_I3]</a></td></tr>

<tr><td>MUX_F4</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_F4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_G4</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_G4">[enum: CLB_MUX_I4]</a></td></tr>

<tr><td>MUX_DX</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_DX">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_DY</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_DY">[enum: CLB_MUX_D]</a></td></tr>

<tr><td>MUX_X</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_X">[enum: CLB_MUX_X]</a></td></tr>

<tr><td>MUX_Y</td><td><a href="#xc3000-CLB_NE1_S-CLB-MUX_Y">[enum: CLB_MUX_Y]</a></td></tr>

<tr><td>EC_ENABLE</td><td id="xc3000-CLB_NE1_S-CLB-EC_ENABLE"><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][3]">!MAIN[26][3]</a></td></tr>

<tr><td>RD_ENABLE</td><td id="xc3000-CLB_NE1_S-CLB-RD_ENABLE"><a href="#xc3000-CLB_NE1_S-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr><td>READBACK_QX bit 0</td><td id="xc3000-CLB_NE1_S-CLB-READBACK_QX[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr><td>READBACK_QY bit 0</td><td id="xc3000-CLB_NE1_S-CLB-READBACK_QY[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum CLB_MODE</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-CLB-MODE"><th>CLB.MODE</th><td id="xc3000-CLB_NE1_S-CLB-MODE[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][0]">MAIN[24][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FGM</td><td>1</td></tr>

<tr><td>FG</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum CLB_MUX_I2</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-CLB-MUX_F2"><th>CLB.MUX_F2</th><td id="xc3000-CLB_NE1_S-CLB-MUX_F2[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="xc3000-CLB_NE1_S-CLB-MUX_F2[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-CLB-MUX_G2"><th>CLB.MUX_G2</th><td id="xc3000-CLB_NE1_S-CLB-MUX_G2[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="xc3000-CLB_NE1_S-CLB-MUX_G2[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>B</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum CLB_MUX_I3</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-CLB-MUX_F3"><th>CLB.MUX_F3</th><td id="xc3000-CLB_NE1_S-CLB-MUX_F3[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][2]">MAIN[27][2]</a></td><td id="xc3000-CLB_NE1_S-CLB-MUX_F3[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-CLB-MUX_G3"><th>CLB.MUX_G3</th><td id="xc3000-CLB_NE1_S-CLB-MUX_G3[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc3000-CLB_NE1_S-CLB-MUX_G3[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[22][1]">MAIN[22][1]</a></td></tr>

</thead>

<tbody>
<tr><td>C</td><td>0</td><td>1</td></tr>

<tr><td>QX</td><td>1</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum CLB_MUX_I4</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-CLB-MUX_F4"><th>CLB.MUX_F4</th><td id="xc3000-CLB_NE1_S-CLB-MUX_F4[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-CLB-MUX_G4"><th>CLB.MUX_G4</th><td id="xc3000-CLB_NE1_S-CLB-MUX_G4[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[22][0]">MAIN[22][0]</a></td></tr>

</thead>

<tbody>
<tr><td>D</td><td>0</td></tr>

<tr><td>E</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-CLB-MUX_DX"><th>CLB.MUX_DX</th><td id="xc3000-CLB_NE1_S-CLB-MUX_DX[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc3000-CLB_NE1_S-CLB-MUX_DX[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>1</td><td>1</td></tr>

<tr><td>G</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum CLB_MUX_D</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-CLB-MUX_DY"><th>CLB.MUX_DY</th><td id="xc3000-CLB_NE1_S-CLB-MUX_DY[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc3000-CLB_NE1_S-CLB-MUX_DY[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][2]">MAIN[24][2]</a></td></tr>

</thead>

<tbody>
<tr><td>DI</td><td>0</td><td>1</td></tr>

<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>G</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum CLB_MUX_X</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-CLB-MUX_X"><th>CLB.MUX_X</th><td id="xc3000-CLB_NE1_S-CLB-MUX_X[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc3000-CLB_NE1_S-CLB-MUX_X[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[30][3]">MAIN[30][3]</a></td></tr>

</thead>

<tbody>
<tr><td>F</td><td>0</td><td>0</td></tr>

<tr><td>QX</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum CLB_MUX_Y</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-CLB-MUX_Y"><th>CLB.MUX_Y</th><td id="xc3000-CLB_NE1_S-CLB-MUX_Y[1]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc3000-CLB_NE1_S-CLB-MUX_Y[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[16][3]">MAIN[16][3]</a></td></tr>

</thead>

<tbody>
<tr><td>G</td><td>0</td><td>0</td></tr>

<tr><td>QY</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-32"><a class="header" href="#bels-tbuf-32">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th><th>TBUF_E[0]</th><th>TBUF_E[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td><td>CELL.IMUX_TBUF_I[2]</td><td>CELL.IMUX_TBUF_I[3]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td><td>CELL.IMUX_TBUF_T[2]</td><td>CELL.IMUX_TBUF_T[3]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-20"><a class="header" href="#bels-pullup-20">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[0]</td><td>CELL.LONG_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc3000-CLB_NE1_S-PULLUP_TBUF[0]-ENABLE"><a href="#xc3000-CLB_NE1_S-bit-MAIN[10][3]">!MAIN[10][3]</a></td><td id="xc3000-CLB_NE1_S-PULLUP_TBUF[1]-ENABLE"><a href="#xc3000-CLB_NE1_S-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-29"><a class="header" href="#bels-io-29">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td id="xc3000-CLB_NE1_S-IO_E[0]-inpinv-O">CELL.IMUX_IO_E_O[0] invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="xc3000-CLB_NE1_S-IO_E[1]-inpinv-O">CELL.IMUX_IO_E_O[1] invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[1][0]">!MAIN[1][0]</a></td><td id="xc3000-CLB_NE1_S-IO_N[0]-inpinv-O">CELL.IMUX_IO_N_O[0] invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[33][9]">!MAIN[33][9]</a></td><td id="xc3000-CLB_NE1_S-IO_N[1]-inpinv-O">CELL.IMUX_IO_N_O[1] invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr><td>T</td><td>in</td><td id="xc3000-CLB_NE1_S-IO_E[0]-inpinv-T">CELL.IMUX_IO_E_T[0] invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc3000-CLB_NE1_S-IO_E[1]-inpinv-T">CELL.IMUX_IO_E_T[1] invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="xc3000-CLB_NE1_S-IO_N[0]-inpinv-T">CELL.IMUX_IO_N_T[0] invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[26][8]">MAIN[26][8]</a></td><td id="xc3000-CLB_NE1_S-IO_N[1]-inpinv-T">CELL.IMUX_IO_N_T[1] invert by <a href="#xc3000-CLB_NE1_S-bit-MAIN[22][8]">MAIN[22][8]</a></td></tr>

<tr><td>IK</td><td>in</td><td>CELL.IMUX_IO_E_IK[0]</td><td>CELL.IMUX_IO_E_IK[1]</td><td>CELL.IMUX_IO_N_IK[0]</td><td>CELL.IMUX_IO_N_IK[1]</td></tr>

<tr><td>OK</td><td>in</td><td>CELL.IMUX_IO_E_OK[0]</td><td>CELL.IMUX_IO_E_OK[1]</td><td>CELL.IMUX_IO_N_OK[0]</td><td>CELL.IMUX_IO_N_OK[1]</td></tr>

<tr><td>I</td><td>out</td><td>CELL.OUT_IO_E_I[0]</td><td>CELL.OUT_IO_E_I[1]</td><td>CELL.OUT_IO_N_I[0]</td><td>CELL.OUT_IO_N_I[1]</td></tr>

<tr><td>Q</td><td>out</td><td>CELL.OUT_IO_E_Q[0]</td><td>CELL.OUT_IO_E_Q[1]</td><td>CELL.OUT_IO_N_Q[0]</td><td>CELL.OUT_IO_N_Q[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO_E[0]</th><th>IO_E[1]</th><th>IO_N[0]</th><th>IO_N[1]</th></tr>

</thead>

<tbody>
<tr><td>IFF_MODE</td><td><a href="#xc3000-CLB_NE1_S-IO_E[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_E[1]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_N[0]-IFF_MODE">[enum: FF_MODE]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_N[1]-IFF_MODE">[enum: FF_MODE]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#xc3000-CLB_NE1_S-IO_E[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_E[1]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_N[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_N[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>SLEW</td><td><a href="#xc3000-CLB_NE1_S-IO_E[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_E[1]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_N[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#xc3000-CLB_NE1_S-IO_N[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="xc3000-CLB_NE1_S-IO_E[0]-READBACK_I[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[13][2]">!MAIN[13][2]</a></td><td id="xc3000-CLB_NE1_S-IO_E[1]-READBACK_I[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[5][1]">!MAIN[5][1]</a></td><td id="xc3000-CLB_NE1_S-IO_N[0]-READBACK_I[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[28][8]">!MAIN[28][8]</a></td><td id="xc3000-CLB_NE1_S-IO_N[1]-READBACK_I[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][8]">!MAIN[20][8]</a></td></tr>

<tr><td>READBACK_IFF bit 0</td><td id="xc3000-CLB_NE1_S-IO_E[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[8][4]">!MAIN[8][4]</a></td><td id="xc3000-CLB_NE1_S-IO_E[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[6][1]">!MAIN[6][1]</a></td><td id="xc3000-CLB_NE1_S-IO_N[0]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="xc3000-CLB_NE1_S-IO_N[1]-READBACK_IFF[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum FF_MODE</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-IO_E[0]-IFF_MODE"><th>IO_E[0].IFF_MODE</th><td id="xc3000-CLB_NE1_S-IO_E[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_E[1]-IFF_MODE"><th>IO_E[1].IFF_MODE</th><td id="xc3000-CLB_NE1_S-IO_E[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_N[0]-IFF_MODE"><th>IO_N[0].IFF_MODE</th><td id="xc3000-CLB_NE1_S-IO_N[0]-IFF_MODE[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[26][9]">MAIN[26][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_N[1]-IFF_MODE"><th>IO_N[1].IFF_MODE</th><td id="xc3000-CLB_NE1_S-IO_N[1]-IFF_MODE[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[23][9]">MAIN[23][9]</a></td></tr>

</thead>

<tbody>
<tr><td>FF</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum IO_MUX_O</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-IO_E[0]-MUX_O"><th>IO_E[0].MUX_O</th><td id="xc3000-CLB_NE1_S-IO_E[0]-MUX_O[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_E[1]-MUX_O"><th>IO_E[1].MUX_O</th><td id="xc3000-CLB_NE1_S-IO_E[1]-MUX_O[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[2][0]">MAIN[2][0]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_N[0]-MUX_O"><th>IO_N[0].MUX_O</th><td id="xc3000-CLB_NE1_S-IO_N[0]-MUX_O[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[32][9]">MAIN[32][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_N[1]-MUX_O"><th>IO_N[1].MUX_O</th><td id="xc3000-CLB_NE1_S-IO_N[1]-MUX_O[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[17][9]">MAIN[17][9]</a></td></tr>

</thead>

<tbody>
<tr><td>O</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S enum IO_SLEW</caption>
<thead>
<tr id="xc3000-CLB_NE1_S-IO_E[0]-SLEW"><th>IO_E[0].SLEW</th><td id="xc3000-CLB_NE1_S-IO_E[0]-SLEW[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[2][2]">MAIN[2][2]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_E[1]-SLEW"><th>IO_E[1].SLEW</th><td id="xc3000-CLB_NE1_S-IO_E[1]-SLEW[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[1][1]">MAIN[1][1]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_N[0]-SLEW"><th>IO_N[0].SLEW</th><td id="xc3000-CLB_NE1_S-IO_N[0]-SLEW[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[29][9]">MAIN[29][9]</a></td></tr>

<tr id="xc3000-CLB_NE1_S-IO_N[1]-SLEW"><th>IO_N[1].SLEW</th><td id="xc3000-CLB_NE1_S-IO_N[1]-SLEW[0]"><a href="#xc3000-CLB_NE1_S-bit-MAIN[20][9]">MAIN[20][9]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>0</td></tr>

<tr><td>FAST</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_ne-3"><a class="header" href="#bels-misc_ne-3">Bels MISC_NE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel MISC_NE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel MISC_NE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NE</th></tr>

</thead>

<tbody>
<tr><td>TAC</td><td id="xc3000-CLB_NE1_S-MISC_NE-TAC"><a href="#xc3000-CLB_NE1_S-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr><td>POR</td><td id="xc3000-CLB_NE1_S-MISC_NE-POR"><a href="#xc3000-CLB_NE1_S-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-32"><a class="header" href="#bel-wires-32">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[0]</td><td>TBUF[0].O, TBUF_E[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[1]</td><td>TBUF[1].O, TBUF_E[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_A</td><td>CLB.A</td></tr>

<tr><td>CELL.IMUX_CLB_B</td><td>CLB.B</td></tr>

<tr><td>CELL.IMUX_CLB_C</td><td>CLB.C</td></tr>

<tr><td>CELL.IMUX_CLB_D</td><td>CLB.D</td></tr>

<tr><td>CELL.IMUX_CLB_E</td><td>CLB.E</td></tr>

<tr><td>CELL.IMUX_CLB_DI</td><td>CLB.DI</td></tr>

<tr><td>CELL.IMUX_CLB_EC</td><td>CLB.EC</td></tr>

<tr><td>CELL.IMUX_CLB_RD</td><td>CLB.RD</td></tr>

<tr><td>CELL.IMUX_CLB_K</td><td>CLB.K</td></tr>

<tr><td>CELL.IMUX_IO_E_O[0]</td><td>IO_E[0].O</td></tr>

<tr><td>CELL.IMUX_IO_E_O[1]</td><td>IO_E[1].O</td></tr>

<tr><td>CELL.IMUX_IO_E_T[0]</td><td>IO_E[0].T</td></tr>

<tr><td>CELL.IMUX_IO_E_T[1]</td><td>IO_E[1].T</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[0]</td><td>IO_E[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_IK[1]</td><td>IO_E[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[0]</td><td>IO_E[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_E_OK[1]</td><td>IO_E[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_O[0]</td><td>IO_N[0].O</td></tr>

<tr><td>CELL.IMUX_IO_N_O[1]</td><td>IO_N[1].O</td></tr>

<tr><td>CELL.IMUX_IO_N_T[0]</td><td>IO_N[0].T</td></tr>

<tr><td>CELL.IMUX_IO_N_T[1]</td><td>IO_N[1].T</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[0]</td><td>IO_N[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_IK[1]</td><td>IO_N[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[0]</td><td>IO_N[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_N_OK[1]</td><td>IO_N[1].OK</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[2]</td><td>TBUF_E[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[3]</td><td>TBUF_E[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[2]</td><td>TBUF_E[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[3]</td><td>TBUF_E[1].T</td></tr>

<tr><td>CELL.OUT_CLB_X</td><td>CLB.X</td></tr>

<tr><td>CELL.OUT_CLB_Y</td><td>CLB.Y</td></tr>

<tr><td>CELL.OUT_IO_E_I[0]</td><td>IO_E[0].I</td></tr>

<tr><td>CELL.OUT_IO_E_I[1]</td><td>IO_E[1].I</td></tr>

<tr><td>CELL.OUT_IO_E_Q[0]</td><td>IO_E[0].Q</td></tr>

<tr><td>CELL.OUT_IO_E_Q[1]</td><td>IO_E[1].Q</td></tr>

<tr><td>CELL.OUT_IO_N_I[0]</td><td>IO_N[0].I</td></tr>

<tr><td>CELL.OUT_IO_N_I[1]</td><td>IO_N[1].I</td></tr>

<tr><td>CELL.OUT_IO_N_Q[0]</td><td>IO_N[0].Q</td></tr>

<tr><td>CELL.OUT_IO_N_Q[1]</td><td>IO_N[1].Q</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-32"><a class="header" href="#bitstream-32">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc3000 CLB_NE1_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-1">INT: mux CELL.IMUX_IO_N_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-3">INT: mux CELL.IMUX_IO_N_O[0] bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[0]-inpinv-O">IO_N[0]: !invert O</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[0]-MUX_O[0]">IO_N[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_V[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_OK[0]-0">INT: mux CELL.IMUX_IO_N_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[0]-SLEW[0]">IO_N[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_IK[0]-0">INT: mux CELL.IMUX_IO_N_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[0]-1">INT: mux CELL.IMUX_IO_N_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[0]-IFF_MODE[0]">IO_N[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[0]-READBACK_IFF[0]">IO_N[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[1]-1">INT: mux CELL.IMUX_IO_N_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[1]-IFF_MODE[0]">IO_N[1]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_V[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_IK[1]-0">INT: mux CELL.IMUX_IO_N_IK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[1]-SLEW[0]">IO_N[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_OK[1]-0">INT: mux CELL.IMUX_IO_N_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.ACLK_V">INT: !buffer CELL.LONG_IO_N[1] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[1]-MUX_O[0]">IO_N[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc3000-CLB_NE1_S-IO_N[1]-inpinv-O">IO_N[1]: !invert O</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-2">INT: mux CELL.IMUX_IO_N_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-4">INT: mux CELL.IMUX_IO_N_O[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc3000-CLB_NE1_S-MISC_NE-POR">MISC_NE: ! POR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-2">INT: mux CELL.IMUX_IO_N_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-0">INT: mux CELL.IMUX_IO_N_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[0]-4">INT: mux CELL.IMUX_IO_N_O[0] bit 4</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#xc3000-CLB_NE1_S-IO_N[0]-READBACK_I[0]">IO_N[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[0]-0">INT: mux CELL.IMUX_IO_N_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#xc3000-CLB_NE1_S-IO_N[0]-inpinv-T">IO_N[0]: invert T</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[0]-2">INT: mux CELL.IMUX_IO_N_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#xc3000-CLB_NE1_S-IO_N[1]-READBACK_IFF[0]">IO_N[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[1]-0">INT: mux CELL.IMUX_IO_N_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#xc3000-CLB_NE1_S-IO_N[1]-inpinv-T">IO_N[1]: invert T</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_T[1]-2">INT: mux CELL.IMUX_IO_N_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#xc3000-CLB_NE1_S-IO_N[1]-READBACK_I[0]">IO_N[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_V[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_V[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.ACLK_V-CELL.LONG_IO_N[1]">INT: !buffer CELL.ACLK_V ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-1">INT: mux CELL.IMUX_IO_N_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[4]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-0">INT: mux CELL.IMUX_IO_N_O[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_N_O[1]-3">INT: mux CELL.IMUX_IO_N_O[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[1] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.SINGLE_V[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_IO_N[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_I_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_I_E1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_IO_N[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.ACLK_V">INT: !pass CELL.SINGLE_HN[3] ← CELL.ACLK_V</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.ACLK_V-CELL.SINGLE_HN[3]">INT: !buffer CELL.ACLK_V ← CELL.SINGLE_HN[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[4]-CELL.SINGLE_HN_STUB[4]">INT: !bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_HN_STUB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_HN_E[0]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[0]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_HN_E[2]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_Q_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_Q_E1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_HN_E[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_Q[1]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_Q[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_IO_N_I[0]">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_IO_N_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_HN_STUB[4]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[4]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_IO_N[0]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_IO_N[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[0]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_IO_N[0] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[4]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[4] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-4">INT: mux CELL.IMUX_IOCLK[0] bit 4</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc3000-CLB_NE1_S-INT-proginv-CELL.IOCLK_N[0]-CELL.IMUX_IOCLK[0]">INT: !invert CELL.IOCLK_N[0] ← CELL.IMUX_IOCLK[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-2">INT: mux CELL.IMUX_IOCLK[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-1">INT: mux CELL.IMUX_IOCLK[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-0">INT: mux CELL.IMUX_IOCLK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-3">INT: mux CELL.IMUX_IOCLK[0] bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-3">INT: mux CELL.IMUX_IOCLK[1] bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-4">INT: mux CELL.IMUX_IOCLK[1] bit 4</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc3000-CLB_NE1_S-INT-proginv-CELL.IOCLK_E[1]-CELL.IMUX_IOCLK[1]">INT: !invert CELL.IOCLK_E[1] ← CELL.IMUX_IOCLK[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_K-1">INT: mux CELL.IMUX_CLB_K bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_EC-2">INT: mux CELL.IMUX_CLB_EC bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_HN[1] ← CELL.LONG_V[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_HN_E[1]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.LONG_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN_E[3]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[2]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[2] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_I[1]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[0]-CELL.OUT_IO_N_Q[0]">INT: !pass CELL.SINGLE_HN[0] ← CELL.OUT_IO_N_Q[0]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[3]-0">INT: mux CELL.IMUX_TBUF_T[3] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[3]-1">INT: mux CELL.IMUX_TBUF_T[3] bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[3]-CELL.SINGLE_VE[1]">INT: !bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[4]-CELL.SINGLE_VE[0]">INT: !bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VE[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-0">INT: mux CELL.IMUX_IOCLK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[0]-CELL.SINGLE_VE[4]">INT: !bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[4]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[0]-1">INT: mux CELL.IMUX_IOCLK[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[1]-CELL.SINGLE_VE[3]">INT: !bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[3]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IOCLK[1]-2">INT: mux CELL.IMUX_IOCLK[1] bit 2</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[0]-2">INT: mux CELL.IMUX_IO_E_O[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc3000-CLB_NE1_S-MISC_NE-TAC">MISC_NE: ! TAC</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_K-0">INT: mux CELL.IMUX_CLB_K bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_EC-1">INT: mux CELL.IMUX_CLB_EC bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_EC-3">INT: mux CELL.IMUX_CLB_EC bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_K-2">INT: mux CELL.IMUX_CLB_K bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_K-3">INT: mux CELL.IMUX_CLB_K bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_DI-1">INT: mux CELL.IMUX_CLB_DI bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_DI-2">INT: mux CELL.IMUX_CLB_DI bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_DI-3">INT: mux CELL.IMUX_CLB_DI bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_X_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_X_E</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.SINGLE_HN_STUB[4]-CELL.SINGLE_HN[4]">INT: !buffer CELL.SINGLE_HN_STUB[4] ← CELL.SINGLE_HN[4]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.SINGLE_HN[4]-CELL.SINGLE_HN_STUB[4]">INT: !buffer CELL.SINGLE_HN[4] ← CELL.SINGLE_HN_STUB[4]</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_E[0]-CELL.LONG_H[1]">INT: !buffer CELL.LONG_IO_E[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_H[1]-CELL.LONG_IO_E[0]">INT: !buffer CELL.LONG_H[1] ← CELL.LONG_IO_E[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_N[1]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_IO_N[1] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_IO_N[1]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_IO_N[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc3000-CLB_NE1_S-IO_E[0]-READBACK_IFF[0]">IO_E[0]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc3000-CLB_NE1_S-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc3000-CLB_NE1_S-INT-bipass-CELL.SINGLE_HN[2]-CELL.SINGLE_VE[2]">INT: !bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[0]-1">INT: mux CELL.IMUX_IO_E_O[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[0]-0">INT: mux CELL.IMUX_IO_E_O[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[0]-3">INT: mux CELL.IMUX_IO_E_O[0] bit 3</a>
</td>
</tr>

<tr><td>B3</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-2">INT: mux CELL.IMUX_CLB_B bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_X[1]">CLB:  MUX_X bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-1">INT: mux CELL.IMUX_CLB_B bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_X[0]">CLB:  MUX_X bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_EC-0">INT: mux CELL.IMUX_CLB_EC bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_A-0">INT: mux CELL.IMUX_CLB_A bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_HN[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_HN[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc3000-CLB_NE1_S-CLB-EC_ENABLE">CLB: ! EC_ENABLE</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc3000-CLB_NE1_S-CLB-inpinv-K">CLB: invert K</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_HN[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_HN[2]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_DI-0">INT: mux CELL.IMUX_CLB_DI bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-3">INT: mux CELL.IMUX_CLB_C bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_Y[1]">CLB:  MUX_Y bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc3000-CLB_NE1_S-CLB-RD_ENABLE">CLB: ! RD_ENABLE</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_HN[3]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_HN[3] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_Y[0]">CLB:  MUX_Y bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_D-2">INT: mux CELL.IMUX_CLB_D bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_D-1">INT: mux CELL.IMUX_CLB_D bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[0]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.LONG_H[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc3000-CLB_NE1_S-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[0]-0">INT: mux CELL.IMUX_IO_E_T[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[2]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[2] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_I[0]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_I[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_X">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_X</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_CLB_Y">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_CLB_Y</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_OK[0]-0">INT: mux CELL.IMUX_IO_E_OK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc3000-CLB_NE1_S-IO_E[0]-MUX_O[0]">IO_E[0]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc3000-CLB_NE1_S-IO_E[0]-inpinv-O">IO_E[0]: !invert O</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_E-1">INT: mux CELL.IMUX_CLB_E bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_E-0">INT: mux CELL.IMUX_CLB_E bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-4">INT: mux CELL.IMUX_CLB_B bit 4</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-0">INT: mux CELL.IMUX_CLB_B bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_B-3">INT: mux CELL.IMUX_CLB_B bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_A-2">INT: mux CELL.IMUX_CLB_A bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_A-1">INT: mux CELL.IMUX_CLB_A bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_A-3">INT: mux CELL.IMUX_CLB_A bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_F3[1]">CLB:  MUX_F3 bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_DX[0]">CLB:  MUX_DX bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_DX[1]">CLB:  MUX_DX bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_DY[0]">CLB:  MUX_DY bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_DY[1]">CLB:  MUX_DY bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_G3[1]">CLB:  MUX_G3 bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-2">INT: mux CELL.IMUX_CLB_C bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-1">INT: mux CELL.IMUX_CLB_C bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-0">INT: mux CELL.IMUX_CLB_C bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_C-4">INT: mux CELL.IMUX_CLB_C bit 4</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_RD-1">INT: mux CELL.IMUX_CLB_RD bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_RD-0">INT: mux CELL.IMUX_CLB_RD bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_D-0">INT: mux CELL.IMUX_CLB_D bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_CLB_D-3">INT: mux CELL.IMUX_CLB_D bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc3000-CLB_NE1_S-IO_E[0]-READBACK_I[0]">IO_E[0]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_IO_E[1]-CELL.LONG_H[0]">INT: !buffer CELL.LONG_IO_E[1] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[2]-1">INT: mux CELL.IMUX_TBUF_T[2] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_TBUF_T[2]-0">INT: mux CELL.IMUX_TBUF_T[2] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[0]-1">INT: mux CELL.IMUX_IO_E_T[0] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc3000-CLB_NE1_S-IO_E[0]-inpinv-T">IO_E[0]: invert T</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[0]-2">INT: mux CELL.IMUX_IO_E_T[0] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[2]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_VE[2] ← CELL.LONG_H[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_Q[0]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_Q[0]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc3000-CLB_NE1_S-IO_E[0]-IFF_MODE[0]">IO_E[0]:  IFF_MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc3000-CLB_NE1_S-IO_E[0]-SLEW[0]">IO_E[0]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_IK[0]-0">INT: mux CELL.IMUX_IO_E_IK[0] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#xc3000-CLB_NE1_S-IO_E[1]-IFF_MODE[0]">IO_E[1]:  IFF_MODE bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc3000-CLB_NE1_S-CLB-F[3]">CLB: ! F bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc3000-CLB_NE1_S-CLB-F[2]">CLB: ! F bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc3000-CLB_NE1_S-CLB-F[0]">CLB: ! F bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc3000-CLB_NE1_S-CLB-F[1]">CLB: ! F bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc3000-CLB_NE1_S-CLB-F[5]">CLB: ! F bit 5</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc3000-CLB_NE1_S-CLB-F[4]">CLB: ! F bit 4</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc3000-CLB_NE1_S-CLB-F[6]">CLB: ! F bit 6</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc3000-CLB_NE1_S-CLB-F[7]">CLB: ! F bit 7</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_F3[0]">CLB:  MUX_F3 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_F2[0]">CLB:  MUX_F2 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc3000-CLB_NE1_S-CLB-READBACK_QX[0]">CLB: ! READBACK_QX bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc3000-CLB_NE1_S-CLB-READBACK_QY[0]">CLB: ! READBACK_QY bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_G2[0]">CLB:  MUX_G2 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_G3[0]">CLB:  MUX_G3 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc3000-CLB_NE1_S-CLB-G[7]">CLB: ! G bit 7</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc3000-CLB_NE1_S-CLB-G[6]">CLB: ! G bit 6</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc3000-CLB_NE1_S-CLB-G[4]">CLB: ! G bit 4</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc3000-CLB_NE1_S-CLB-G[5]">CLB: ! G bit 5</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc3000-CLB_NE1_S-CLB-G[1]">CLB: ! G bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc3000-CLB_NE1_S-CLB-G[0]">CLB: ! G bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc3000-CLB_NE1_S-CLB-G[2]">CLB: ! G bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc3000-CLB_NE1_S-CLB-G[3]">CLB: ! G bit 3</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc3000-CLB_NE1_S-INT-progbuf-CELL.LONG_H[0]-CELL.LONG_IO_E[1]">INT: !buffer CELL.LONG_H[0] ← CELL.LONG_IO_E[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[1]-0">INT: mux CELL.IMUX_IO_E_T[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[1]-1">INT: mux CELL.IMUX_IO_E_T[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_T[1]-2">INT: mux CELL.IMUX_IO_E_T[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[0]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[0] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-4">INT: mux CELL.IMUX_IO_E_O[1] bit 4</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[1]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[1] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc3000-CLB_NE1_S-IO_E[1]-READBACK_IFF[0]">IO_E[1]: ! READBACK_IFF bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc3000-CLB_NE1_S-IO_E[1]-READBACK_I[0]">IO_E[1]: ! READBACK_I bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[3]-CELL.OUT_IO_E_Q[1]">INT: !pass CELL.SINGLE_VE[3] ← CELL.OUT_IO_E_Q[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc3000-CLB_NE1_S-INT-pass-CELL.SINGLE_VE[4]-CELL.OUT_IO_E_I[1]">INT: !pass CELL.SINGLE_VE[4] ← CELL.OUT_IO_E_I[1]</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_OK[1]-0">INT: mux CELL.IMUX_IO_E_OK[1] bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc3000-CLB_NE1_S-IO_E[1]-SLEW[0]">IO_E[1]:  SLEW bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_IK[1]-0">INT: mux CELL.IMUX_IO_E_IK[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#xc3000-CLB_NE1_S-CLB-F[10]">CLB: ! F bit 10</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#xc3000-CLB_NE1_S-CLB-F[11]">CLB: ! F bit 11</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#xc3000-CLB_NE1_S-CLB-F[9]">CLB: ! F bit 9</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#xc3000-CLB_NE1_S-CLB-F[8]">CLB: ! F bit 8</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#xc3000-CLB_NE1_S-CLB-F[12]">CLB: ! F bit 12</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#xc3000-CLB_NE1_S-CLB-F[13]">CLB: ! F bit 13</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#xc3000-CLB_NE1_S-CLB-F[15]">CLB: ! F bit 15</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#xc3000-CLB_NE1_S-CLB-F[14]">CLB: ! F bit 14</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_F4[0]">CLB:  MUX_F4 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_F2[1]">CLB:  MUX_F2 bit 1</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#xc3000-CLB_NE1_S-CLB-MODE[0]">CLB:  MODE bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_G2[1]">CLB:  MUX_G2 bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#xc3000-CLB_NE1_S-CLB-MUX_G4[0]">CLB:  MUX_G4 bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#xc3000-CLB_NE1_S-CLB-G[14]">CLB: ! G bit 14</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#xc3000-CLB_NE1_S-CLB-G[15]">CLB: ! G bit 15</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#xc3000-CLB_NE1_S-CLB-G[13]">CLB: ! G bit 13</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#xc3000-CLB_NE1_S-CLB-G[12]">CLB: ! G bit 12</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#xc3000-CLB_NE1_S-CLB-G[8]">CLB: ! G bit 8</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#xc3000-CLB_NE1_S-CLB-G[9]">CLB: ! G bit 9</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#xc3000-CLB_NE1_S-CLB-G[11]">CLB: ! G bit 11</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#xc3000-CLB_NE1_S-CLB-G[10]">CLB: ! G bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#xc3000-CLB_NE1_S-IO_E[1]-inpinv-T">IO_E[1]: invert T</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-0">INT: mux CELL.IMUX_IO_E_O[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-1">INT: mux CELL.IMUX_IO_E_O[1] bit 1</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-2">INT: mux CELL.IMUX_IO_E_O[1] bit 2</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#xc3000-CLB_NE1_S-INT-mux-CELL.IMUX_IO_E_O[1]-3">INT: mux CELL.IMUX_IO_E_O[1] bit 3</a>
</td>
<td>-</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#xc3000-CLB_NE1_S-IO_E[1]-MUX_O[0]">IO_E[1]:  MUX_O bit 0</a>
</td>
<td id="xc3000-CLB_NE1_S-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#xc3000-CLB_NE1_S-IO_E[1]-inpinv-O">IO_E[1]: !invert O</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../xc3000/xc3000/interconnect.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../xc3000/xc3000/splitter.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../xc3000/xc3000/interconnect.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../xc3000/xc3000/splitter.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
