(S (NP (NNS Memristors)) (VP (VBP are) (NP (NP (VBG promising) (JJ next-generation) (NN memory) (NNS candidates)) (SBAR (WHNP (WDT that)) (S (VP (VP (VBP are) (ADJP (JJ nonvolatile))) (, ,) (VP (RB possess) (NP (JJ low) (NN power) (NNS requirements))) (CC and) (VP (VBP are) (ADJP (JJ capable) (PP (IN of) (NP (JJ nanoscale) (NN fabrication)))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN article))) (NP (PRP we)) (VP (ADVP (RB physically)) (VB realise) (CC and) (VB describe) (NP (NP (DT the) (NN use)) (PP (IN of) (NP (JJ organic) (NNS memristors))) (PP (IN in) (S (VP (VBG designing) (NP (JJ statefull) (NN boolean) (NN logic) (NNS gates)) (PP (IN for) (NP (DT the) (NNP AND) (NNP OR) (CC and) (NNP NOT) (NNS operations)))))))) (. .))
(S (NP (NP (DT The) (NN output)) (PP (IN of) (NP (DT these) (NNS gates)))) (VP (VBZ is) (ADJP (ADJP (JJ analog)) (CC and) (ADJP (JJ dependent) (PP (IN on) (NP (NP (DT the) (NN length)) (PP (IN of) (NP (NN time))) (SBAR (WHNP (IN that)) (S (NP (JJ suitable) (NN charge)) (VP (VBZ is) (VP (VBN applied) (PP (TO to) (NP (DT the) (NNS inputs))))))))))) (, ,) (S (VP (VBG displaying) (NP (DT a) (JJ learning) (NN property))))) (. .))
(S (NP (NNS Results)) (VP (MD may) (VP (VB be) (ADVP (RB also)) (VP (VBN interpreted) (PP (IN in) (NP (DT a) (JJ traditional) (JJ binary) (NN manner))) (PP (IN through) (NP (NP (NN use)) (PP (IN of) (NP (NP (DT a) (JJ suitable) (NN thresholding) (NN function)) (PP (IN at) (NP (DT the) (NN output)))))))))) (. .))
(S (NP (NP (DT The) (JJ memristive) (NN property)) (PP (IN of) (NP (DT the) (NN gate)))) (VP (VBZ allows) (S (NP (DT the)) (PP (IN for) (NP (NP (DT the) (NN production)) (PP (IN of) (NP (NP (NN analog) (NNS outputs)) (SBAR (WHNP (WDT that)) (S (VP (VBP vary) (PP (VBN based) (PP (IN on) (NP (NP (DT the) (JJ charge-dependent) (JJ nonvolatile) (NN state)) (PP (IN of) (NP (DT the) (NN memristor))))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP provide) (NP (NP (JJ experimental) (NNS results)) (PP (IN of) (NP (NP (JJ physical) (NN fabrication)) (PP (IN of) (NP (NP (CD three) (NNS types)) (PP (IN of) (NP (JJ logic) (NN gate))))))))) (. .))
(S (NP (NP (DT A) (NN simulation)) (PP (IN of) (NP (NP (DT a) (JJ one-bit) (JJ full) (NN adder)) (VP (VBN comprised) (PP (IN of) (NP (JJ memristive) (NN logic) (NNS gates))))))) (VP (VBZ is) (ADVP (RB also)) (VP (VBN included) (, ,) (S (VP (VBG displaying) (NP (NP (VBG varying) (NN response)) (PP (TO to) (NP (CD two) (JJ distinct) (NN input) (NNS patterns)))))))) (. .))
