<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263x MCU+ SDK: soc_rcm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263x MCU+ SDK
   &#160;<span id="projectnumber">11.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('soc__rcm_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">soc_rcm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="soc__rcm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (C) 2021 Texas Instruments Incorporated</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef SOC_RCM_AM263X_H_</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SOC_RCM_AM263X_H_</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;{</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="SystemP_8h.html">kernel/dpl/SystemP.h</a>&gt;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga5b7939ffb1cc90a7ea0009f6f693d212">   54</a></span>&#160;<span class="preprocessor">#define SOC_RCM_FREQ_MHZ2HZ(x)          ((x) * 1000 * 1000)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaabf8b1a1d9e2a9f8939d14ae85761234">   55</a></span>&#160;<span class="preprocessor">#define SOC_RCM_FREQ_HZ2MHZ(x)          ((x) / (1000 * 1000))</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga022812372fb9537d0b35f9005c614261">   62</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_WarmResetCause_e</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a5d0e0d4d45d44ab97501ae470a200f9c">   67</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a5d0e0d4d45d44ab97501ae470a200f9c">SOC_WarmResetCause_POWER_ON_RESET</a> = 0x41U,</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a9637e92f1256e68c3b3b446ca75a7025">   71</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a9637e92f1256e68c3b3b446ca75a7025">SOC_WarmResetCause_MSS_WDT0</a> = 0x42U,</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261ab9f1b060611b0bea40a85f1c3efcaa3d">   75</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261ab9f1b060611b0bea40a85f1c3efcaa3d">SOC_WarmResetCause_MSS_WDT1</a> = 0x44U,</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a80803704ba1c3a4991bdf2db10f35cb6">   79</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a80803704ba1c3a4991bdf2db10f35cb6">SOC_WarmResetCause_MSS_WDT2</a> = 0x48U,</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a50b4601217c1c423872b87f7b436656e">   83</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a50b4601217c1c423872b87f7b436656e">SOC_WarmResetCause_MSS_WDT3</a> = 0x50U,</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261abd4c6943c2c3b71fa449266b202876f3">   87</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261abd4c6943c2c3b71fa449266b202876f3">SOC_WarmResetCause_TOP_RCM_WARM_RESET_REQ</a> = 0x60U,</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a340e03f83316bbadd3694c966fcca2bb">   91</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a340e03f83316bbadd3694c966fcca2bb">SOC_WarmResetCause_EXT_PAD_RESET</a> = 0x40U,</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261aca04917de45e3458ab79380b0b53d416">   95</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261aca04917de45e3458ab79380b0b53d416">SOC_WarmResetCause_HSM_WDT</a> = 0xC0U,</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a3be3931567d868b33aff05b560147548">   99</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a3be3931567d868b33aff05b560147548">SOC_WarmResetCause_DBG_RESET</a> = 0x140U,</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a17237c70a47f2ba461745ce88dd80a11">  103</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a17237c70a47f2ba461745ce88dd80a11">SOC_WarmResetCause_TEMP_SENSOR0_RESET</a> = 0x240U,</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261abbac53923ce1d1028d0bc6cfd0ea1465">  107</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261abbac53923ce1d1028d0bc6cfd0ea1465">SOC_WarmResetCause_TEMP_SENSOR1_RESET</a> = 0x440U,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga022812372fb9537d0b35f9005c614261">SOC_WarmResetCause</a>;</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga170b0138b6bdb6ed3f6048e31c3d3970">  117</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_WarmResetSource_e</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970aff32be93a6e258a9db64955bb0d6c2d5">  122</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970aff32be93a6e258a9db64955bb0d6c2d5">SOC_WarmResetSource_PAD_BYPASS</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_PAD_BYPASS_MASK,</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a841a0e8f3f145b1b0862c5ba2db7c2c7">  126</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a841a0e8f3f145b1b0862c5ba2db7c2c7">SOC_WarmResetSource_DEBUGSS</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_DEBUGSS_RST_EN_MASK,</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970afa8d79f8007c66d112080df0370e3b3d">  130</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970afa8d79f8007c66d112080df0370e3b3d">SOC_WarmResetSource_TSENSE0</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_TSENSE0_RST_EN_MASK,</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970adb78fdd8cb3f61627d7e0bc5e3b84d89">  134</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970adb78fdd8cb3f61627d7e0bc5e3b84d89">SOC_WarmResetSource_TSENSE1</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_TSENSE1_RST_EN_MASK,</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970ac25a30bfa1f2f8a93b859e9df2f379ec">  138</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970ac25a30bfa1f2f8a93b859e9df2f379ec">SOC_WarmResetSource_WDOG0</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_WDOG0_RST_EN_MASK,</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a9a4da2a941921f815352ee230b0b7163">  142</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a9a4da2a941921f815352ee230b0b7163">SOC_WarmResetSource_WDOG1</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_WDOG1_RST_EN_MASK,</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a6be159b3536805879c749b9d4f20e9da">  146</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a6be159b3536805879c749b9d4f20e9da">SOC_WarmResetSource_WDOG2</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_WDOG2_RST_EN_MASK,</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a6e5fc8a1e329b08b473c4baecfb8acce">  150</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a6e5fc8a1e329b08b473c4baecfb8acce">SOC_WarmResetSource_WDOG3</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_WDOG3_RST_EN_MASK,</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga170b0138b6bdb6ed3f6048e31c3d3970">SOC_WarmResetSource</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga426592ebd9ae6f71bf9442f4710b4941">  161</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_RcmWarm_ResetTime123_e</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;{</div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a5b9b72fb48518654e2b917d0571e4c09">  166</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a5b9b72fb48518654e2b917d0571e4c09">SOC_WARM_RESET_PAD_TIME_500NS</a> = 0U,</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ac59b9d9c2889f2c5c329a5407876dd99">  170</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ac59b9d9c2889f2c5c329a5407876dd99">SOC_WARM_RESET_PAD_TIME_1US</a>,</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a7faad4479dfc103fc6d7a4818274d778">  174</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a7faad4479dfc103fc6d7a4818274d778">SOC_WARM_RESET_PAD_TIME_2US</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a8de37d38d2ae0c62b8e6a37f076e9244">  178</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a8de37d38d2ae0c62b8e6a37f076e9244">SOC_WARM_RESET_PAD_TIME_4US</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a93ddd82239373f28389e216bd60e282c">  182</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a93ddd82239373f28389e216bd60e282c">SOC_WARM_RESET_PAD_TIME_8US</a>,</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a63ac099f62321503f3a6050c3a9a4eb4">  186</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a63ac099f62321503f3a6050c3a9a4eb4">SOC_WARM_RESET_PAD_TIME_16US</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a2af086e074c85140018dd3723e37b2bd">  190</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a2af086e074c85140018dd3723e37b2bd">SOC_WARM_RESET_PAD_TIME_32US</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a1fb0265b375660229c39c2207c5a1dfc">  194</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a1fb0265b375660229c39c2207c5a1dfc">SOC_WARM_RESET_PAD_TIME_64US</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ae3d1b84b86e594fd740e71814d30a16a">  198</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ae3d1b84b86e594fd740e71814d30a16a">SOC_WARM_RESET_PAD_TIME_128US</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a4658f2978a18e369405147c8c87a01af">  202</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a4658f2978a18e369405147c8c87a01af">SOC_WARM_RESET_PAD_TIME_256US</a>,</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a04fd2b35c150da2b34b3bbae78c81218">  206</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a04fd2b35c150da2b34b3bbae78c81218">SOC_WARM_RESET_PAD_TIME_512US</a>,</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941aab284d6866d9ba4216ed4441a0942cd4">  210</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941aab284d6866d9ba4216ed4441a0942cd4">SOC_WARM_RESET_PAD_TIME_1024US</a>,</div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941adadeaf0ef03d9e851e81fb07285d85ee">  214</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941adadeaf0ef03d9e851e81fb07285d85ee">SOC_WARM_RESET_PAD_TIME_2048US</a>,</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941aa4c731171000e2ddc200057e3e3aa2ab">  218</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941aa4c731171000e2ddc200057e3e3aa2ab">SOC_WARM_RESET_PAD_TIME_4096US</a>,</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ace100371737e3e5240fcf1abe2be8d04">  222</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ace100371737e3e5240fcf1abe2be8d04">SOC_WARM_RESET_PAD_TIME_8192US</a>,</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a80cdd294fd1b50cc77a0e8157dc82131">  226</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a80cdd294fd1b50cc77a0e8157dc82131">SOC_WARM_RESET_PAD_TIME_16384US</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;} <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga426592ebd9ae6f71bf9442f4710b4941">SOC_RcmWarm_ResetTime123</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">  236</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_RcmResetCause_e</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9050433c318fbe8f154564a2a9e302ba">  241</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9050433c318fbe8f154564a2a9e302ba">SOC_RcmResetCause_POWER_ON_RESET</a> = 0x0U,</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea58f64ecda6a3a874b2bda9ed05b65236">  245</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea58f64ecda6a3a874b2bda9ed05b65236">SOC_RcmResetCause_WARM_RESET</a> = 0x1U,</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeafbaa51176317af51774e3433ea06df7a">  249</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeafbaa51176317af51774e3433ea06df7a">SOC_RcmResetCause_STC_RESET</a> = 0x2U,</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea0f1b5cd221d3a4215e2591de7ad45a8f">  253</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea0f1b5cd221d3a4215e2591de7ad45a8f">SOC_RcmResetCause_MMR_CPU0_VIM0_RESET</a> = 0x3U,</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeaa306593ad6aa77c56baec5a5a04cda52">  257</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeaa306593ad6aa77c56baec5a5a04cda52">SOC_RcmResetCause_MMR_CPU1_VIM1_RESET</a> = 0x4U,</div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea34c0466c9c0b61ff8b9e56cde7682ed7">  261</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea34c0466c9c0b61ff8b9e56cde7682ed7">SOC_RcmResetCause_MMR_CPU0_RESET</a> = 0x5U,</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea684f25a3b2f0e3bb65af6874c88b80e1">  265</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea684f25a3b2f0e3bb65af6874c88b80e1">SOC_RcmResetCause_MMR_CPU1_RESET</a> = 0x6U,</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea06d4459acaeff674684c9f05d63c9582">  269</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea06d4459acaeff674684c9f05d63c9582">SOC_RcmResetCause_DBG_CPU0_RESET</a> = 0x7U,</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9fd3fa16464c71c3b245e3434a90360c">  273</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9fd3fa16464c71c3b245e3434a90360c">SOC_RcmResetCause_DBG_CPU1_RESET</a> = 0x8U,</div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea5edc9e993e55fef4390de5eeaf1093eb">  277</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea5edc9e993e55fef4390de5eeaf1093eb">SOC_RcmResetCause_FSM_TRIGGER_RESET</a> = 0x9U,</div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeabe5d124e3a8c24114df0412e11311a21">  281</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeabe5d124e3a8c24114df0412e11311a21">SOC_RcmResetCause_POR_RST_CTRL0</a> = 0xAU,</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbead8f66dbffeca80fdd96fb4e5abf994fb">  285</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbead8f66dbffeca80fdd96fb4e5abf994fb">SOC_RcmResetCause_RST_CAUSE_UNKNOWN</a> = 0xBU,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;}<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a>;</div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gac985a4d8a3e966ff6fe22547e0d94d96">  295</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_Rcmr5fssNum_e</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;{</div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ggac985a4d8a3e966ff6fe22547e0d94d96aa726dad411c2522dcafacf7d2a75a13f">  300</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ggac985a4d8a3e966ff6fe22547e0d94d96aa726dad411c2522dcafacf7d2a75a13f">r5fss0</a> = 0x0U,</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ggac985a4d8a3e966ff6fe22547e0d94d96a294a1dd14cf48e5ae1fbfd594efc9404">  304</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ggac985a4d8a3e966ff6fe22547e0d94d96a294a1dd14cf48e5ae1fbfd594efc9404">r5fss1</a> = 0x1U,</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}<a class="code" href="group__DRV__SOC__RCM__MODULE.html#gac985a4d8a3e966ff6fe22547e0d94d96">SOC_Rcmr5fssNum</a>;</div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">  313</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_RcmPeripheralId_e</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fabe71d07152456124822dbaeed7b6a38e">  318</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fabe71d07152456124822dbaeed7b6a38e">SOC_RcmPeripheralId_MCAN0</a>,</div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fab244b2ebdca7a99937cf61ac935cd221">  322</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fab244b2ebdca7a99937cf61ac935cd221">SOC_RcmPeripheralId_MCAN1</a>,</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faeaea4f90d690c4bc7139b05ab92cebfa">  326</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faeaea4f90d690c4bc7139b05ab92cebfa">SOC_RcmPeripheralId_MCAN2</a>,</div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faceb409d649cca1cb2902b15a29e75a27">  330</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faceb409d649cca1cb2902b15a29e75a27">SOC_RcmPeripheralId_MCAN3</a>,</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fad78e78fdb1d72753a71aa787c49ae197">  334</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fad78e78fdb1d72753a71aa787c49ae197">SOC_RcmPeripheralId_QSPI0</a>,</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fab822b275b3bf12a82c5372e3b5d89d49">  338</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fab822b275b3bf12a82c5372e3b5d89d49">SOC_RcmPeripheralId_RTI0</a>,</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7be92f046fcec2b71e02a94899297a79">  342</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7be92f046fcec2b71e02a94899297a79">SOC_RcmPeripheralId_RTI1</a>,</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa798c133c0d4ff906eb53fe99c2f92b7e">  346</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa798c133c0d4ff906eb53fe99c2f92b7e">SOC_RcmPeripheralId_RTI2</a>,</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa3ae45c65ccd0fc0f805ac424a1e3e9b7">  350</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa3ae45c65ccd0fc0f805ac424a1e3e9b7">SOC_RcmPeripheralId_RTI3</a>,</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa2bbf52afd1b0b143bd8f668faa0d14fb">  354</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa2bbf52afd1b0b143bd8f668faa0d14fb">SOC_RcmPeripheralId_WDT0</a>,</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faec9add2227d8f590036e8134511e0d1b">  358</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faec9add2227d8f590036e8134511e0d1b">SOC_RcmPeripheralId_WDT1</a>,</div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa245de28fad532c961163804088d32499">  362</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa245de28fad532c961163804088d32499">SOC_RcmPeripheralId_WDT2</a>,</div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa07010228841d56f41a500faf057da29f">  366</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa07010228841d56f41a500faf057da29f">SOC_RcmPeripheralId_WDT3</a>,</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6af859cbfffed8282df42cb04f2f8b4a">  370</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6af859cbfffed8282df42cb04f2f8b4a">SOC_RcmPeripheralId_MCSPI0</a>,</div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faf767b6d4cb99f78869683dc8b91a6cee">  374</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faf767b6d4cb99f78869683dc8b91a6cee">SOC_RcmPeripheralId_MCSPI1</a>,</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa035360d43c9901a5206d83dff6bd8c62">  378</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa035360d43c9901a5206d83dff6bd8c62">SOC_RcmPeripheralId_MCSPI2</a>,</div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6add0a109c27c37e9ed9abf50b2686f5">  382</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6add0a109c27c37e9ed9abf50b2686f5">SOC_RcmPeripheralId_MCSPI3</a>,</div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa5207c9a574b131ed7da193a7e4399092">  386</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa5207c9a574b131ed7da193a7e4399092">SOC_RcmPeripheralId_MCSPI4</a>,</div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7f0e130a7eca53c48ff3a993f921009b">  390</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7f0e130a7eca53c48ff3a993f921009b">SOC_RcmPeripheralId_MMC0</a>,</div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6202416a96bec23db4e99c3eacc36ea3">  394</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6202416a96bec23db4e99c3eacc36ea3">SOC_RcmPeripheralId_ICSSM0_UART0</a>,</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fae1b1c1817d71fee00019175eb29ff451">  398</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fae1b1c1817d71fee00019175eb29ff451">SOC_RcmPeripheralId_CPTS</a>,</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa23cdb2a19150b62827de52a901d8dc35">  402</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa23cdb2a19150b62827de52a901d8dc35">SOC_RcmPeripheralId_GPMC</a>,</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac33adc9a8404389f32c10cb867543a22">  406</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac33adc9a8404389f32c10cb867543a22">SOC_RcmPeripheralId_CONTROLSS_PLL</a>,</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa9839b9fca05532f61242476c8c39043e">  410</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa9839b9fca05532f61242476c8c39043e">SOC_RcmPeripheralId_I2C</a>,</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fadf033bcabbf2f913fd737c14f051f287">  414</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fadf033bcabbf2f913fd737c14f051f287">SOC_RcmPeripheralId_LIN0_UART0</a>,</div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7da76dd4539b1e1cf26e49451f042b81">  418</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7da76dd4539b1e1cf26e49451f042b81">SOC_RcmPeripheralId_LIN1_UART1</a>,</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa17d484da5bff194de7252301b5e0a457">  422</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa17d484da5bff194de7252301b5e0a457">SOC_RcmPeripheralId_LIN2_UART2</a>,</div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa1d3c4a4421af17d356b9339d523814f6">  426</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa1d3c4a4421af17d356b9339d523814f6">SOC_RcmPeripheralId_LIN3_UART3</a>,</div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa54b1065f37c758d68259565f3027866a">  430</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa54b1065f37c758d68259565f3027866a">SOC_RcmPeripheralId_LIN4_UART4</a>,</div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac2b39c088628a9731fa4c2bbc102b48f">  434</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac2b39c088628a9731fa4c2bbc102b48f">SOC_RcmPeripheralId_LIN5_UART5</a>,</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;}<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a>;</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">  443</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_RcmPeripheralClockSource_e</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;{</div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6aaf05baba15192999cce36aac297a190c">  448</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6aaf05baba15192999cce36aac297a190c">SOC_RcmPeripheralClockSource_XTALCLK</a>,</div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a26a778db499555769bd2725104399aa9">  452</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a26a778db499555769bd2725104399aa9">SOC_RcmPeripheralClockSource_SYS_CLK</a>,</div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a87ebe6d198ae10dba499a494d94035f4">  456</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a87ebe6d198ae10dba499a494d94035f4">SOC_RcmPeripheralClockSource_WUCPUCLK</a>,</div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c11d18d19c1c5d8c24d24f076035cc8">  460</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c11d18d19c1c5d8c24d24f076035cc8">SOC_RcmPeripheralClockSource_EXT_REFCLK</a>,</div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a0f82617c4f7245f9c64b9b15c91de3e1">  464</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a0f82617c4f7245f9c64b9b15c91de3e1">SOC_RcmPeripheralClockSource_RCCLK10M</a>,</div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c683e3218aba1ad2cfc3eee9c03df3e">  468</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c683e3218aba1ad2cfc3eee9c03df3e">SOC_RcmPeripheralClockSource_RCCLK32K</a>,</div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ab1acdfa0f83be533bf862e3d34b2ae5c">  472</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ab1acdfa0f83be533bf862e3d34b2ae5c">SOC_RcmPeripheralClockSource_CTPS_GENF0</a>,</div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a006546f1f45c23eb5c71d9aead6a2061">  476</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a006546f1f45c23eb5c71d9aead6a2061">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT0</a>,</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a8155b8893cf1d2e611fb41471d334202">  480</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a8155b8893cf1d2e611fb41471d334202">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT1</a>,</div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ae2337caec5559bb23ee7c08fcdbbd956">  484</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ae2337caec5559bb23ee7c08fcdbbd956">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT2</a>,</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ab49a9e667aefaccbc370a176ded6a50c">  488</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ab49a9e667aefaccbc370a176ded6a50c">SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT0</a>,</div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ad12e5f319bd3e4b9456b545bdff4f2f6">  492</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ad12e5f319bd3e4b9456b545bdff4f2f6">SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT1</a>,</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;} <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a>;</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">  501</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_RcmPllFoutFreqId_e</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;{</div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ggaaa8112b5ab2366d2af4705b91957fd6cae3d4800608d016485fc44723e7235a86">  506</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ggaaa8112b5ab2366d2af4705b91957fd6cae3d4800608d016485fc44723e7235a86">RCM_PLL_FOUT_FREQID_CLK_2000MHZ</a>,</div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ggaaa8112b5ab2366d2af4705b91957fd6caf03dfb8d866c987196b83cbcde63f6b1">  510</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ggaaa8112b5ab2366d2af4705b91957fd6caf03dfb8d866c987196b83cbcde63f6b1">RCM_PLL_FOUT_FREQID_CLK_1920MHZ</a>,</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;} <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a>;</div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gab822093c20ddaca6d453ee4e013bd33b">  519</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_RcmXtalFreqId_e</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;{</div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ggab822093c20ddaca6d453ee4e013bd33ba44f4734e9bec7d2f0184ae75bd405f8f">  524</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ggab822093c20ddaca6d453ee4e013bd33ba44f4734e9bec7d2f0184ae75bd405f8f">RCM_XTAL_FREQID_CLK_25MHZ</a>,</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;} <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gab822093c20ddaca6d453ee4e013bd33b">SOC_RcmXtalFreqId</a>;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga7313a8040d3887cb34ca632b711a2288">  527</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_RcmPllId_e</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;{</div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288ad9559bb2ef4638e0c9f461c6bde00163">  529</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288ad9559bb2ef4638e0c9f461c6bde00163">RCM_PLLID_CORE</a>,</div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a545b8f7bfe95a3a5a96db4fece258987">  530</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a545b8f7bfe95a3a5a96db4fece258987">RCM_PLLID_PER</a>,</div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288abed3fcfcf963c26cb2ee25565ac67aba">  531</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288abed3fcfcf963c26cb2ee25565ac67aba">RCM_PLLID_XTALCLK</a>,</div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a4d6630f2079009300c8fd2428521eb09">  532</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a4d6630f2079009300c8fd2428521eb09">RCM_PLLID_WUCPUCLK</a>,</div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288ad6adbd0daeb3c07714a1c32cb41d93c1">  533</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288ad6adbd0daeb3c07714a1c32cb41d93c1">RCM_PLLID_RCCLK32K</a>,</div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a12f6815654443ff025ef58e9120929a0">  534</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a12f6815654443ff025ef58e9120929a0">RCM_PLLID_RCCLK10M</a>,</div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a46a6a9889f5bf9f32f8ba4f352177b92">  535</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a46a6a9889f5bf9f32f8ba4f352177b92">RCM_PLLID_EXTREFCLK</a>,</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;} <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga7313a8040d3887cb34ca632b711a2288">SOC_RcmPllId</a>;</div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga3d00502f9b67a0b7cd5c11bcfbbb08e2">  544</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SOC_RcmPllHSDIVOutId_e</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;{</div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2ad068310334838f9c758b3305184d5367">  549</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2ad068310334838f9c758b3305184d5367">RCM_PLLHSDIV_OUT_0</a>,</div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2a8abd086fc4a561d335cbce25e60ba774">  553</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2a8abd086fc4a561d335cbce25e60ba774">RCM_PLLHSDIV_OUT_1</a>,</div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2ac3d1d11eef9cf689c4f2bde304199e29">  557</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2ac3d1d11eef9cf689c4f2bde304199e29">RCM_PLLHSDIV_OUT_2</a>,</div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2a265e4da3828807f072cbfeda4dd22d79">  561</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2a265e4da3828807f072cbfeda4dd22d79">RCM_PLLHSDIV_OUT_NONE</a>,</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;} <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga3d00502f9b67a0b7cd5c11bcfbbb08e2">SOC_RcmPllHSDIVOutId</a>;</div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="structSOC__RcmClkSrcInfo.html">  565</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>SOC_RcmClkSrcInfo_s</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;{</div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="structSOC__RcmClkSrcInfo.html#ae3a78d39e27d98b49e7b01d5d43a2990">  567</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga7313a8040d3887cb34ca632b711a2288">SOC_RcmPllId</a> <a class="code" href="structSOC__RcmClkSrcInfo.html#ae3a78d39e27d98b49e7b01d5d43a2990">pllId</a>;</div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="structSOC__RcmClkSrcInfo.html#a024a52f2eb4e44a367857461b1521fb4">  568</a></span>&#160;    <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga3d00502f9b67a0b7cd5c11bcfbbb08e2">SOC_RcmPllHSDIVOutId</a> <a class="code" href="structSOC__RcmClkSrcInfo.html#a024a52f2eb4e44a367857461b1521fb4">hsDivOut</a>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;} <a class="code" href="structSOC__RcmClkSrcInfo.html">SOC_RcmClkSrcInfo</a>;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="structSOC__RcmXTALInfo.html">  571</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>SOC_RcmXTALInfo_s</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="structSOC__RcmXTALInfo.html#a938802de08fd49c75442ad59d933ec58">  573</a></span>&#160;    uint32_t <a class="code" href="structSOC__RcmXTALInfo.html#a938802de08fd49c75442ad59d933ec58">Finp</a>;</div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="structSOC__RcmXTALInfo.html#aba3526bc071eab730f5be2791eba889d">  574</a></span>&#160;    Bool     <a class="code" href="structSOC__RcmXTALInfo.html#aba3526bc071eab730f5be2791eba889d">div2flag</a>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;} <a class="code" href="structSOC__RcmXTALInfo.html">SOC_RcmXTALInfo</a>;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structSOC__RcmADPLLJConfig__t.html">  577</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>SOC_RcmADPLLJConfig_s</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;{</div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="structSOC__RcmADPLLJConfig__t.html#acb70ae59e4531c26af17677fca0423fa">  579</a></span>&#160;    uint32_t <a class="code" href="structSOC__RcmADPLLJConfig__t.html#acb70ae59e4531c26af17677fca0423fa">N</a>; <span class="comment">/* Input Clock divider/Pre-divider (N) */</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="structSOC__RcmADPLLJConfig__t.html#aa2dcacb647d2c64cc9167c6f98c6c2ca">  580</a></span>&#160;    uint32_t <a class="code" href="structSOC__RcmADPLLJConfig__t.html#aa2dcacb647d2c64cc9167c6f98c6c2ca">M2</a>; <span class="comment">/* Post divider (M2) */</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="structSOC__RcmADPLLJConfig__t.html#a46715bcd17f502b18909a7a7275bbd93">  581</a></span>&#160;    uint32_t <a class="code" href="structSOC__RcmADPLLJConfig__t.html#a46715bcd17f502b18909a7a7275bbd93">M</a>;  <span class="comment">/* Multiplier integer (M) */</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="structSOC__RcmADPLLJConfig__t.html#a404891035a458b81092861a3cea0ec83">  582</a></span>&#160;    uint32_t <a class="code" href="structSOC__RcmADPLLJConfig__t.html#a404891035a458b81092861a3cea0ec83">FracM</a>; <span class="comment">/* Multiplier fractional (M) */</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="structSOC__RcmADPLLJConfig__t.html#a575403f52ff4e7b25eafcb0a24bc8c5d">  583</a></span>&#160;    uint32_t <a class="code" href="structSOC__RcmADPLLJConfig__t.html#a575403f52ff4e7b25eafcb0a24bc8c5d">Fout</a>; <span class="comment">/* Output frequency of PLL */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="structSOC__RcmADPLLJConfig__t.html#ab2230aba9138a103b8068084c9cc82f2">  584</a></span>&#160;    uint32_t <a class="code" href="structSOC__RcmADPLLJConfig__t.html#ab2230aba9138a103b8068084c9cc82f2">Finp</a>; <span class="comment">/* Output frequency of PLL */</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;} <a class="code" href="structSOC__RcmADPLLJConfig__t.html">SOC_RcmADPLLJConfig_t</a>;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gab71557e1a42ea24ac88cea249afed18d">  587</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_0                                 (1U &lt;&lt; 0U)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga7a64108700c593d1fecb6df8f4db8065">  588</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_1                                 (1U &lt;&lt; 1U)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga11cecf6f9f90fe419ac9fb6d673f99d4">  589</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_2                                 (1U &lt;&lt; 2U)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaa29910d42e288b572b1cdffe16034185">  590</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_3                                 (1U &lt;&lt; 3U)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga4e3e4f0bc0a6debe5d51ebd5403d858b">  591</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_ALL     (RCM_PLL_HSDIV_OUTPUT_ENABLE_0   | \</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">                                             RCM_PLL_HSDIV_OUTPUT_ENABLE_1   | \</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">                                             RCM_PLL_HSDIV_OUTPUT_ENABLE_2   | \</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">                                             RCM_PLL_HSDIV_OUTPUT_ENABLE_3)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160; </div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gac5f60ecf31e66b758263d8d17cf319ac">  596</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_IDX0                                            (0)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga745ba738813c3474cd680a48380e5dd2">  597</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_IDX1                                            (1)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga0de0af3a181546b7ed766da4c741e2d7">  598</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_IDX2                                            (2)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga9834fa4df94fd85a73e0e212b58414d8">  599</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_IDX3                                            (3)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga4c46dff7b56c777f4b301e804133120a">  600</a></span>&#160;<span class="preprocessor">#define RCM_PLL_HSDIV_OUTPUT_COUNT               (RCM_PLL_HSDIV_OUTPUT_IDX3 + 1)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160; </div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="structSOC__RcmPllHsDivOutConfig.html">  602</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>SOC_RcmPllHsDivOutConfig_s</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;{</div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="structSOC__RcmPllHsDivOutConfig.html#a8c4302d495010f249239ef79e0cc8766">  604</a></span>&#160;    uint32_t <a class="code" href="structSOC__RcmPllHsDivOutConfig.html#a8c4302d495010f249239ef79e0cc8766">hsdivOutEnMask</a>;</div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="structSOC__RcmPllHsDivOutConfig.html#aeaaaaca823fe27bec1953b0bb98b2d3e">  605</a></span>&#160;    uint32_t hsDivOutFreqHz[<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga4c46dff7b56c777f4b301e804133120a">RCM_PLL_HSDIV_OUTPUT_COUNT</a>];</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;} <a class="code" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a>;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga6fc3946b545c842063470b9fe3f63b85">  615</a></span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga6fc3946b545c842063470b9fe3f63b85">SOC_rcmCoreApllConfig</a>(<a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a> outFreqId, <a class="code" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *hsDivCfg);</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga570dbb02fe8245bcfd45cf16d3fdbc5e">  620</a></span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga570dbb02fe8245bcfd45cf16d3fdbc5e">SOC_rcmCoreApllRelockPreRequisite</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga979e7bd6b1bbb275bf55d51618a7f4a9">  625</a></span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga979e7bd6b1bbb275bf55d51618a7f4a9">SOC_rcmSetR5ClockSource</a>(uint32_t r5ClkSrc);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga68c584dbb4f7c3b7d0f9acc5ea15ee70">  634</a></span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga68c584dbb4f7c3b7d0f9acc5ea15ee70">SOC_rcmCoreApllHSDivConfig</a>(<a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a> outFreqId, <a class="code" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *hsDivCfg);</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga549b91d5c0aec831694143191821d01e">  643</a></span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga549b91d5c0aec831694143191821d01e">SOC_rcmPerApllConfig</a>(<a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a> outFreqId, <a class="code" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *hsDivCfg);</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga34c021a9e3bdb9981005e73b222aaada">  653</a></span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga34c021a9e3bdb9981005e73b222aaada">SOC_rcmsetR5SysClock</a>(uint32_t cr5FreqHz, uint32_t sysClkFreqHz,</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                 uint32_t cpuId);</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gafc87a951f9ae00016250bd908af8d23b">  662</a></span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gafc87a951f9ae00016250bd908af8d23b">SOC_rcmsetTraceClock</a>(uint32_t traceFreqHz);</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160; </div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaba20ae7ca247260c0dbcc47a74080c40">  671</a></span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaba20ae7ca247260c0dbcc47a74080c40">SOC_rcmsetClkoutClock</a>(uint32_t clkout0FreqHz, uint32_t clkout1FreqHz);</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga08cdd8c1e06346ff8b94a4c1b052976a">  686</a></span>&#160;<span class="keyword">extern</span> int32_t <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga08cdd8c1e06346ff8b94a4c1b052976a">SOC_rcmSetPeripheralClock</a>(<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> periphId, <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a> clkSource, uint32_t freqHz);</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga491ef53c043b8045f57a26e328bb5f3e">  693</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga491ef53c043b8045f57a26e328bb5f3e">SOC_rcmSetCPSWResetBit</a>();</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga1f9219e51ce15c3fe1a8c681d00d0f81">  700</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga1f9219e51ce15c3fe1a8c681d00d0f81">SOC_rcmClearCPSWResetBit</a>();</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gafbd8b6582a98a93858817487da5bc747">  712</a></span>&#160;<span class="keyword">extern</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gafbd8b6582a98a93858817487da5bc747">SOC_rcmGetResetCause</a>(<a class="code" href="group__DRV__SOC__RCM__MODULE.html#gac985a4d8a3e966ff6fe22547e0d94d96">SOC_Rcmr5fssNum</a> r5fssNum);</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gae1ee8b4c293decccd746d00699fc2ce2">  726</a></span>&#160;int32_t <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gae1ee8b4c293decccd746d00699fc2ce2">SOC_rcmEnablePeripheralClock</a>(<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> periphId, uint32_t enable);</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga0f058573c0e1d26f01b26202fbb25f25">  737</a></span>&#160;int32_t <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga0f058573c0e1d26f01b26202fbb25f25">SOC_rcmSetR5Clock</a>(uint32_t r5FreqHz, uint32_t sysClkFreqHz, uint32_t cpuId);</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gadf01c5674b9579c56e42bf558a2ac8ed">  745</a></span>&#160;uint32_t <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gadf01c5674b9579c56e42bf558a2ac8ed">SOC_rcmGetR5Clock</a>(uint32_t cpuId);</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga0d67e56667c6880456079c4863a1493d">  751</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga0d67e56667c6880456079c4863a1493d">SOC_rcmR5ConfigLockStep</a>(uint32_t cpuId);</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga758fe80d278ee648eabb86e9a3080587">  757</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga758fe80d278ee648eabb86e9a3080587">SOC_rcmR5ConfigDualCore</a>(uint32_t cpuId);</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga871c8ae3744f08701bfdf4def3de77ed">  762</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga871c8ae3744f08701bfdf4def3de77ed">SOC_rcmR5SS0TriggerReset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaa7f6df41f86153afc9635e5d6eb766d8">  768</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaa7f6df41f86153afc9635e5d6eb766d8">SOC_rcmCoreR5FUnhalt</a>(uint32_t cpuId);</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaf046b94d49acfcd67ebfd481f1e6f2e1">  774</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaf046b94d49acfcd67ebfd481f1e6f2e1">SOC_rcmStartMemInitTCMA</a>(uint32_t cpuId);</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga332c8dd672a7564b4d5f8b9d1be5cd7a">  780</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga332c8dd672a7564b4d5f8b9d1be5cd7a">SOC_rcmWaitMemInitTCMA</a>(uint32_t cpuId);</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga6383f305378b31f15aebdd28d40dd5f6">  786</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga6383f305378b31f15aebdd28d40dd5f6">SOC_rcmStartMemInitTCMB</a>(uint32_t cpuId);</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gafa9d7ac0419acb48b20b4c681551fae4">  792</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gafa9d7ac0419acb48b20b4c681551fae4">SOC_rcmWaitMemInitTCMB</a>(uint32_t cpuId);</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaf8ad86861bdd7cf3b7613808598040aa">  797</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaf8ad86861bdd7cf3b7613808598040aa">SOC_rcmMemInitMailboxMemory</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gafccf52cd20ca4de72795fa31df61edc4">  801</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gafccf52cd20ca4de72795fa31df61edc4">SOC_rcmMemInitL2Memory</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga6bd7b4f07c83955654edfc3c5bc859d8">  805</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga6bd7b4f07c83955654edfc3c5bc859d8">SOC_rcmR5SS0PowerOnReset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160; </div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaf95e32c42ed67303d28bc3265583600c">  810</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaf95e32c42ed67303d28bc3265583600c">SOC_rcmR5SS1TriggerReset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaead85f9168de5e07ed8a49472c3f6991">  815</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaead85f9168de5e07ed8a49472c3f6991">SOC_rcmR5SS1PowerOnReset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160; </div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga5ebc5a2dd0a0e73eef748cbc813da059">  824</a></span>&#160;uint32_t <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga5ebc5a2dd0a0e73eef748cbc813da059">SOC_rcmIsR5FInLockStepMode</a>(uint32_t r5fClusterGroupId);</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gac00bc26a3c69c187cd3d532b1250bab5">  829</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gac00bc26a3c69c187cd3d532b1250bab5">SOC_generateSwWarmReset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga490214ec113d9628f51c8fd6e1e2fd0c">  837</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga490214ec113d9628f51c8fd6e1e2fd0c">SOC_configureWarmResetSource</a>(uint32_t source);</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga738302ce5d38a813cbb37ea27d0ee627">  844</a></span>&#160;<a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga022812372fb9537d0b35f9005c614261">SOC_WarmResetCause</a> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga738302ce5d38a813cbb37ea27d0ee627">SOC_getWarmResetCause</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160; </div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga63b10cb79a311afa07235ef20f696682">  849</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga63b10cb79a311afa07235ef20f696682">SOC_clearWarmResetCause</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#ga23d124e37f3d9059e874c92346e4daa7">  856</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#ga23d124e37f3d9059e874c92346e4daa7">SOC_configureWarmResetOutputDelay</a>(uint16_t opDelayValue);</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160; </div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gad0486f6be73235916aa964acec589113">  863</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gad0486f6be73235916aa964acec589113">SOC_configureWarmResetInputRiseDelay</a>(uint16_t inpRiseDelayValue);</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__DRV__SOC__RCM__MODULE.html#gaffe7fd1345b3e5c9e3b76063edcf07bf">  870</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__SOC__RCM__MODULE.html#gaffe7fd1345b3e5c9e3b76063edcf07bf">SOC_configureWarmResetInputFallDelay</a>(uint16_t inpFallDelayValue);</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160; </div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;}</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gac985a4d8a3e966ff6fe22547e0d94d96"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gac985a4d8a3e966ff6fe22547e0d94d96">SOC_Rcmr5fssNum</a></div><div class="ttdeci">SOC_Rcmr5fssNum</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:296</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga3d00502f9b67a0b7cd5c11bcfbbb08e2a265e4da3828807f072cbfeda4dd22d79"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2a265e4da3828807f072cbfeda4dd22d79">RCM_PLLHSDIV_OUT_NONE</a></div><div class="ttdeci">@ RCM_PLLHSDIV_OUT_NONE</div><div class="ttdoc">Value specifying invalid/no HSDIVIDER ID.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:561</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fadf033bcabbf2f913fd737c14f051f287"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fadf033bcabbf2f913fd737c14f051f287">SOC_RcmPeripheralId_LIN0_UART0</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_LIN0_UART0</div><div class="ttdoc">Value specifying LIN0_UART0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:414</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gaead85f9168de5e07ed8a49472c3f6991"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gaead85f9168de5e07ed8a49472c3f6991">SOC_rcmR5SS1PowerOnReset</a></div><div class="ttdeci">void SOC_rcmR5SS1PowerOnReset(void)</div><div class="ttdoc">Reset R5SS1 Core.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga3d00502f9b67a0b7cd5c11bcfbbb08e2a8abd086fc4a561d335cbce25e60ba774"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2a8abd086fc4a561d335cbce25e60ba774">RCM_PLLHSDIV_OUT_1</a></div><div class="ttdeci">@ RCM_PLLHSDIV_OUT_1</div><div class="ttdoc">Value specifying HSDIVIDER 1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:553</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbea0f1b5cd221d3a4215e2591de7ad45a8f"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea0f1b5cd221d3a4215e2591de7ad45a8f">SOC_RcmResetCause_MMR_CPU0_VIM0_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_MMR_CPU0_VIM0_RESET</div><div class="ttdoc">Value specifying R5 Core A Subsytem Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:253</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941aab284d6866d9ba4216ed4441a0942cd4"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941aab284d6866d9ba4216ed4441a0942cd4">SOC_WARM_RESET_PAD_TIME_1024US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_1024US</div><div class="ttdoc">Delay Value specifying in time 1024us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:210</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa245de28fad532c961163804088d32499"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa245de28fad532c961163804088d32499">SOC_RcmPeripheralId_WDT2</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_WDT2</div><div class="ttdoc">Value specifying WDT2.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:362</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gaffe7fd1345b3e5c9e3b76063edcf07bf"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gaffe7fd1345b3e5c9e3b76063edcf07bf">SOC_configureWarmResetInputFallDelay</a></div><div class="ttdeci">void SOC_configureWarmResetInputFallDelay(uint16_t inpFallDelayValue)</div><div class="ttdoc">Program output delay on warm reset Pad 3.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga7313a8040d3887cb34ca632b711a2288ad9559bb2ef4638e0c9f461c6bde00163"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288ad9559bb2ef4638e0c9f461c6bde00163">RCM_PLLID_CORE</a></div><div class="ttdeci">@ RCM_PLLID_CORE</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:529</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbea34c0466c9c0b61ff8b9e56cde7682ed7"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea34c0466c9c0b61ff8b9e56cde7682ed7">SOC_RcmResetCause_MMR_CPU0_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_MMR_CPU0_RESET</div><div class="ttdoc">Value specifying R5 Core A (core only) Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:261</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga68c584dbb4f7c3b7d0f9acc5ea15ee70"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga68c584dbb4f7c3b7d0f9acc5ea15ee70">SOC_rcmCoreApllHSDivConfig</a></div><div class="ttdeci">void SOC_rcmCoreApllHSDivConfig(SOC_RcmPllFoutFreqId outFreqId, SOC_RcmPllHsDivOutConfig *hsDivCfg)</div><div class="ttdoc">Configure CORE PLL HSDIVIDERS.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga7313a8040d3887cb34ca632b711a2288a545b8f7bfe95a3a5a96db4fece258987"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a545b8f7bfe95a3a5a96db4fece258987">RCM_PLLID_PER</a></div><div class="ttdeci">@ RCM_PLLID_PER</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:530</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gae1ee8b4c293decccd746d00699fc2ce2"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gae1ee8b4c293decccd746d00699fc2ce2">SOC_rcmEnablePeripheralClock</a></div><div class="ttdeci">int32_t SOC_rcmEnablePeripheralClock(SOC_RcmPeripheralId periphId, uint32_t enable)</div><div class="ttdoc">Enable/disable module clock (IP clock configuration)</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gaa7f6df41f86153afc9635e5d6eb766d8"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gaa7f6df41f86153afc9635e5d6eb766d8">SOC_rcmCoreR5FUnhalt</a></div><div class="ttdeci">void SOC_rcmCoreR5FUnhalt(uint32_t cpuId)</div><div class="ttdoc">Unhalt R5 cores.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga570dbb02fe8245bcfd45cf16d3fdbc5e"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga570dbb02fe8245bcfd45cf16d3fdbc5e">SOC_rcmCoreApllRelockPreRequisite</a></div><div class="ttdeci">uint32_t SOC_rcmCoreApllRelockPreRequisite(void)</div><div class="ttdoc">Pre-requisite sequence to Re-configure CORE PLL.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga170b0138b6bdb6ed3f6048e31c3d3970adb78fdd8cb3f61627d7e0bc5e3b84d89"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970adb78fdd8cb3f61627d7e0bc5e3b84d89">SOC_WarmResetSource_TSENSE1</a></div><div class="ttdeci">@ SOC_WarmResetSource_TSENSE1</div><div class="ttdoc">Value specifying Temperature Sensor 1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:134</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ggac985a4d8a3e966ff6fe22547e0d94d96a294a1dd14cf48e5ae1fbfd594efc9404"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ggac985a4d8a3e966ff6fe22547e0d94d96a294a1dd14cf48e5ae1fbfd594efc9404">r5fss1</a></div><div class="ttdeci">@ r5fss1</div><div class="ttdoc">Value specifying Warm Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:304</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa7be92f046fcec2b71e02a94899297a79"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7be92f046fcec2b71e02a94899297a79">SOC_RcmPeripheralId_RTI1</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_RTI1</div><div class="ttdoc">Value specifying RTI1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:342</div></div>
<div class="ttc" id="astructSOC__RcmADPLLJConfig__t_html"><div class="ttname"><a href="structSOC__RcmADPLLJConfig__t.html">SOC_RcmADPLLJConfig_t</a></div><div class="ttdef"><b>Definition:</b> soc_rcm.h:578</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa035360d43c9901a5206d83dff6bd8c62"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa035360d43c9901a5206d83dff6bd8c62">SOC_RcmPeripheralId_MCSPI2</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCSPI2</div><div class="ttdoc">Value specifying MCSPI2.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:378</div></div>
<div class="ttc" id="aSystemP_8h_html"><div class="ttname"><a href="SystemP_8h.html">SystemP.h</a></div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga049fd9d8d05991ff7c58545e744fa8b6"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a></div><div class="ttdeci">SOC_RcmPeripheralClockSource</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:444</div></div>
<div class="ttc" id="astructSOC__RcmADPLLJConfig__t_html_a404891035a458b81092861a3cea0ec83"><div class="ttname"><a href="structSOC__RcmADPLLJConfig__t.html#a404891035a458b81092861a3cea0ec83">SOC_RcmADPLLJConfig_t::FracM</a></div><div class="ttdeci">uint32_t FracM</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:582</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941ae3d1b84b86e594fd740e71814d30a16a"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ae3d1b84b86e594fd740e71814d30a16a">SOC_WARM_RESET_PAD_TIME_128US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_128US</div><div class="ttdoc">Delay Value specifying in time 128us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:198</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gafc87a951f9ae00016250bd908af8d23b"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gafc87a951f9ae00016250bd908af8d23b">SOC_rcmsetTraceClock</a></div><div class="ttdeci">void SOC_rcmsetTraceClock(uint32_t traceFreqHz)</div><div class="ttdoc">Set Trace clock frequency.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa6af859cbfffed8282df42cb04f2f8b4a"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6af859cbfffed8282df42cb04f2f8b4a">SOC_RcmPeripheralId_MCSPI0</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCSPI0</div><div class="ttdoc">Value specifying MCSPI0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:370</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gaf046b94d49acfcd67ebfd481f1e6f2e1"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gaf046b94d49acfcd67ebfd481f1e6f2e1">SOC_rcmStartMemInitTCMA</a></div><div class="ttdeci">void SOC_rcmStartMemInitTCMA(uint32_t cpuId)</div><div class="ttdoc">Start memory initialization for R5 TCMA.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a04fd2b35c150da2b34b3bbae78c81218"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a04fd2b35c150da2b34b3bbae78c81218">SOC_WARM_RESET_PAD_TIME_512US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_512US</div><div class="ttdoc">Delay Value specifying in time 512us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:206</div></div>
<div class="ttc" id="astructSOC__RcmADPLLJConfig__t_html_a46715bcd17f502b18909a7a7275bbd93"><div class="ttname"><a href="structSOC__RcmADPLLJConfig__t.html#a46715bcd17f502b18909a7a7275bbd93">SOC_RcmADPLLJConfig_t::M</a></div><div class="ttdeci">uint32_t M</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:581</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a8de37d38d2ae0c62b8e6a37f076e9244"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a8de37d38d2ae0c62b8e6a37f076e9244">SOC_WARM_RESET_PAD_TIME_4US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_4US</div><div class="ttdoc">Delay Value specifying in time 4us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:178</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gad0486f6be73235916aa964acec589113"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gad0486f6be73235916aa964acec589113">SOC_configureWarmResetInputRiseDelay</a></div><div class="ttdeci">void SOC_configureWarmResetInputRiseDelay(uint16_t inpRiseDelayValue)</div><div class="ttdoc">Program input rise delay on warm reset Pad 2.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941adadeaf0ef03d9e851e81fb07285d85ee"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941adadeaf0ef03d9e851e81fb07285d85ee">SOC_WARM_RESET_PAD_TIME_2048US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_2048US</div><div class="ttdoc">Delay Value specifying in time 2048us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:214</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6a006546f1f45c23eb5c71d9aead6a2061"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a006546f1f45c23eb5c71d9aead6a2061">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT0</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT0</div><div class="ttdoc">Value specifying PLL Core Clock Out 0 (400 Mhz)</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:476</div></div>
<div class="ttc" id="astructSOC__RcmADPLLJConfig__t_html_a575403f52ff4e7b25eafcb0a24bc8c5d"><div class="ttname"><a href="structSOC__RcmADPLLJConfig__t.html#a575403f52ff4e7b25eafcb0a24bc8c5d">SOC_RcmADPLLJConfig_t::Fout</a></div><div class="ttdeci">uint32_t Fout</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:583</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a7faad4479dfc103fc6d7a4818274d778"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a7faad4479dfc103fc6d7a4818274d778">SOC_WARM_RESET_PAD_TIME_2US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_2US</div><div class="ttdoc">Delay Value specifying in time 2us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:174</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261a9637e92f1256e68c3b3b446ca75a7025"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a9637e92f1256e68c3b3b446ca75a7025">SOC_WarmResetCause_MSS_WDT0</a></div><div class="ttdeci">@ SOC_WarmResetCause_MSS_WDT0</div><div class="ttdoc">Value specifying MSS WDT0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:71</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga979e7bd6b1bbb275bf55d51618a7f4a9"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga979e7bd6b1bbb275bf55d51618a7f4a9">SOC_rcmSetR5ClockSource</a></div><div class="ttdeci">void SOC_rcmSetR5ClockSource(uint32_t r5ClkSrc)</div><div class="ttdoc">Set R5 clock source.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261a340e03f83316bbadd3694c966fcca2bb"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a340e03f83316bbadd3694c966fcca2bb">SOC_WarmResetCause_EXT_PAD_RESET</a></div><div class="ttdeci">@ SOC_WarmResetCause_EXT_PAD_RESET</div><div class="ttdoc">Value specifying External Pad Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:91</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261a50b4601217c1c423872b87f7b436656e"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a50b4601217c1c423872b87f7b436656e">SOC_WarmResetCause_MSS_WDT3</a></div><div class="ttdeci">@ SOC_WarmResetCause_MSS_WDT3</div><div class="ttdoc">Value specifying MSS WDT3.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:83</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa54b1065f37c758d68259565f3027866a"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa54b1065f37c758d68259565f3027866a">SOC_RcmPeripheralId_LIN4_UART4</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_LIN4_UART4</div><div class="ttdoc">Value specifying LIN4_UART4.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:430</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbea9050433c318fbe8f154564a2a9e302ba"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9050433c318fbe8f154564a2a9e302ba">SOC_RcmResetCause_POWER_ON_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_POWER_ON_RESET</div><div class="ttdoc">Value specifying Power ON Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:241</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gafa9d7ac0419acb48b20b4c681551fae4"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gafa9d7ac0419acb48b20b4c681551fae4">SOC_rcmWaitMemInitTCMB</a></div><div class="ttdeci">void SOC_rcmWaitMemInitTCMB(uint32_t cpuId)</div><div class="ttdoc">Wait memory initialization to complete for R5 TCMB.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga6674bb5c28889ff80f5a352030bfd78f"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a></div><div class="ttdeci">SOC_RcmPeripheralId</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:314</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6aaf05baba15192999cce36aac297a190c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6aaf05baba15192999cce36aac297a190c">SOC_RcmPeripheralClockSource_XTALCLK</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_XTALCLK</div><div class="ttdoc">Value specifying Crystal Clock.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:448</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga6383f305378b31f15aebdd28d40dd5f6"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga6383f305378b31f15aebdd28d40dd5f6">SOC_rcmStartMemInitTCMB</a></div><div class="ttdeci">void SOC_rcmStartMemInitTCMB(uint32_t cpuId)</div><div class="ttdoc">Start memory initialization for R5 TCMB.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a93ddd82239373f28389e216bd60e282c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a93ddd82239373f28389e216bd60e282c">SOC_WARM_RESET_PAD_TIME_8US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_8US</div><div class="ttdoc">Delay Value specifying in time 8us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:182</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbead8f66dbffeca80fdd96fb4e5abf994fb"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbead8f66dbffeca80fdd96fb4e5abf994fb">SOC_RcmResetCause_RST_CAUSE_UNKNOWN</a></div><div class="ttdeci">@ SOC_RcmResetCause_RST_CAUSE_UNKNOWN</div><div class="ttdoc">Value specifying R5 Reset due to Unknown reason.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:285</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gaba20ae7ca247260c0dbcc47a74080c40"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gaba20ae7ca247260c0dbcc47a74080c40">SOC_rcmsetClkoutClock</a></div><div class="ttdeci">void SOC_rcmsetClkoutClock(uint32_t clkout0FreqHz, uint32_t clkout1FreqHz)</div><div class="ttdoc">Set CLKOUT clock frequency.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78faec9add2227d8f590036e8134511e0d1b"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faec9add2227d8f590036e8134511e0d1b">SOC_RcmPeripheralId_WDT1</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_WDT1</div><div class="ttdoc">Value specifying WDT1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:358</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a2af086e074c85140018dd3723e37b2bd"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a2af086e074c85140018dd3723e37b2bd">SOC_WARM_RESET_PAD_TIME_32US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_32US</div><div class="ttdoc">Delay Value specifying in time 32us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:190</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261abd4c6943c2c3b71fa449266b202876f3"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261abd4c6943c2c3b71fa449266b202876f3">SOC_WarmResetCause_TOP_RCM_WARM_RESET_REQ</a></div><div class="ttdeci">@ SOC_WarmResetCause_TOP_RCM_WARM_RESET_REQ</div><div class="ttdoc">Value specifying Software Warm Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:87</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa23cdb2a19150b62827de52a901d8dc35"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa23cdb2a19150b62827de52a901d8dc35">SOC_RcmPeripheralId_GPMC</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_GPMC</div><div class="ttdoc">Value specifying GPMC.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:402</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6ab49a9e667aefaccbc370a176ded6a50c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ab49a9e667aefaccbc370a176ded6a50c">SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT0</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT0</div><div class="ttdoc">Value specifying PLL Core Clock Out 0 (160 Mhz)</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:488</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga23d124e37f3d9059e874c92346e4daa7"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga23d124e37f3d9059e874c92346e4daa7">SOC_configureWarmResetOutputDelay</a></div><div class="ttdeci">void SOC_configureWarmResetOutputDelay(uint16_t opDelayValue)</div><div class="ttdoc">Program output delay on warm reset Pad 1.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6a26a778db499555769bd2725104399aa9"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a26a778db499555769bd2725104399aa9">SOC_RcmPeripheralClockSource_SYS_CLK</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_SYS_CLK</div><div class="ttdoc">Value specifying System Clock (200Mhz)</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:452</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941ac59b9d9c2889f2c5c329a5407876dd99"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ac59b9d9c2889f2c5c329a5407876dd99">SOC_WARM_RESET_PAD_TIME_1US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_1US</div><div class="ttdoc">Delay Value specifying in time 1us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:170</div></div>
<div class="ttc" id="astructSOC__RcmXTALInfo_html_aba3526bc071eab730f5be2791eba889d"><div class="ttname"><a href="structSOC__RcmXTALInfo.html#aba3526bc071eab730f5be2791eba889d">SOC_RcmXTALInfo::div2flag</a></div><div class="ttdeci">Bool div2flag</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:574</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78faf767b6d4cb99f78869683dc8b91a6cee"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faf767b6d4cb99f78869683dc8b91a6cee">SOC_RcmPeripheralId_MCSPI1</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCSPI1</div><div class="ttdoc">Value specifying MCSPI1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:374</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga170b0138b6bdb6ed3f6048e31c3d3970afa8d79f8007c66d112080df0370e3b3d"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970afa8d79f8007c66d112080df0370e3b3d">SOC_WarmResetSource_TSENSE0</a></div><div class="ttdeci">@ SOC_WarmResetSource_TSENSE0</div><div class="ttdoc">Value specifying Temperature Sensor 0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:130</div></div>
<div class="ttc" id="astructSOC__RcmPllHsDivOutConfig_html"><div class="ttname"><a href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a></div><div class="ttdef"><b>Definition:</b> soc_rcm.h:603</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa6add0a109c27c37e9ed9abf50b2686f5"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6add0a109c27c37e9ed9abf50b2686f5">SOC_RcmPeripheralId_MCSPI3</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCSPI3</div><div class="ttdoc">Value specifying MCSPI3.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:382</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga170b0138b6bdb6ed3f6048e31c3d3970a6be159b3536805879c749b9d4f20e9da"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a6be159b3536805879c749b9d4f20e9da">SOC_WarmResetSource_WDOG2</a></div><div class="ttdeci">@ SOC_WarmResetSource_WDOG2</div><div class="ttdoc">Value specifying Watchdog 2.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:146</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa07010228841d56f41a500faf057da29f"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa07010228841d56f41a500faf057da29f">SOC_RcmPeripheralId_WDT3</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_WDT3</div><div class="ttdoc">Value specifying WDT3.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:366</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga3d00502f9b67a0b7cd5c11bcfbbb08e2"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga3d00502f9b67a0b7cd5c11bcfbbb08e2">SOC_RcmPllHSDIVOutId</a></div><div class="ttdeci">SOC_RcmPllHSDIVOutId</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:545</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gab822093c20ddaca6d453ee4e013bd33b"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gab822093c20ddaca6d453ee4e013bd33b">SOC_RcmXtalFreqId</a></div><div class="ttdeci">SOC_RcmXtalFreqId</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:520</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga08cdd8c1e06346ff8b94a4c1b052976a"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga08cdd8c1e06346ff8b94a4c1b052976a">SOC_rcmSetPeripheralClock</a></div><div class="ttdeci">int32_t SOC_rcmSetPeripheralClock(SOC_RcmPeripheralId periphId, SOC_RcmPeripheralClockSource clkSource, uint32_t freqHz)</div><div class="ttdoc">Set module clock (IP clock configuration)</div></div>
<div class="ttc" id="astructSOC__RcmXTALInfo_html"><div class="ttname"><a href="structSOC__RcmXTALInfo.html">SOC_RcmXTALInfo</a></div><div class="ttdef"><b>Definition:</b> soc_rcm.h:572</div></div>
<div class="ttc" id="astructSOC__RcmClkSrcInfo_html_ae3a78d39e27d98b49e7b01d5d43a2990"><div class="ttname"><a href="structSOC__RcmClkSrcInfo.html#ae3a78d39e27d98b49e7b01d5d43a2990">SOC_RcmClkSrcInfo::pllId</a></div><div class="ttdeci">SOC_RcmPllId pllId</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:567</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gafbd8b6582a98a93858817487da5bc747"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gafbd8b6582a98a93858817487da5bc747">SOC_rcmGetResetCause</a></div><div class="ttdeci">SOC_RcmResetCause SOC_rcmGetResetCause(SOC_Rcmr5fssNum r5fssNum)</div><div class="ttdoc">Get R5FSS reset cause.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga34c021a9e3bdb9981005e73b222aaada"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga34c021a9e3bdb9981005e73b222aaada">SOC_rcmsetR5SysClock</a></div><div class="ttdeci">void SOC_rcmsetR5SysClock(uint32_t cr5FreqHz, uint32_t sysClkFreqHz, uint32_t cpuId)</div><div class="ttdoc">Set R5FSS and Sysclk frequency (Root clock configuration)</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941ace100371737e3e5240fcf1abe2be8d04"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ace100371737e3e5240fcf1abe2be8d04">SOC_WARM_RESET_PAD_TIME_8192US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_8192US</div><div class="ttdoc">Delay Value specifying in time 8192us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:222</div></div>
<div class="ttc" id="astructSOC__RcmXTALInfo_html_a938802de08fd49c75442ad59d933ec58"><div class="ttname"><a href="structSOC__RcmXTALInfo.html#a938802de08fd49c75442ad59d933ec58">SOC_RcmXTALInfo::Finp</a></div><div class="ttdeci">uint32_t Finp</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:573</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a80cdd294fd1b50cc77a0e8157dc82131"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a80cdd294fd1b50cc77a0e8157dc82131">SOC_WARM_RESET_PAD_TIME_16384US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_16384US</div><div class="ttdoc">Delay Value specifying in time 16384us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:226</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a5b9b72fb48518654e2b917d0571e4c09"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a5b9b72fb48518654e2b917d0571e4c09">SOC_WARM_RESET_PAD_TIME_500NS</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_500NS</div><div class="ttdoc">Delay Value specifying in time 500ns.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:166</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa9839b9fca05532f61242476c8c39043e"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa9839b9fca05532f61242476c8c39043e">SOC_RcmPeripheralId_I2C</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_I2C</div><div class="ttdoc">Value specifying I2C.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:410</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78faeaea4f90d690c4bc7139b05ab92cebfa"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faeaea4f90d690c4bc7139b05ab92cebfa">SOC_RcmPeripheralId_MCAN2</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCAN2</div><div class="ttdoc">Value specifying MCAN2.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:326</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbea5edc9e993e55fef4390de5eeaf1093eb"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea5edc9e993e55fef4390de5eeaf1093eb">SOC_RcmResetCause_FSM_TRIGGER_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_FSM_TRIGGER_RESET</div><div class="ttdoc">Value specifying R5 Reset due to FSM Trigger.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:277</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga5ebc5a2dd0a0e73eef748cbc813da059"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga5ebc5a2dd0a0e73eef748cbc813da059">SOC_rcmIsR5FInLockStepMode</a></div><div class="ttdeci">uint32_t SOC_rcmIsR5FInLockStepMode(uint32_t r5fClusterGroupId)</div><div class="ttdoc">Return R5SS status operating in lockstep or dual core mode.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga19acd855965ae532f63559e744f74bbe"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a></div><div class="ttdeci">SOC_RcmResetCause</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:237</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga7313a8040d3887cb34ca632b711a2288a4d6630f2079009300c8fd2428521eb09"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a4d6630f2079009300c8fd2428521eb09">RCM_PLLID_WUCPUCLK</a></div><div class="ttdeci">@ RCM_PLLID_WUCPUCLK</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:532</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fac2b39c088628a9731fa4c2bbc102b48f"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac2b39c088628a9731fa4c2bbc102b48f">SOC_RcmPeripheralId_LIN5_UART5</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_LIN5_UART5</div><div class="ttdoc">Value specifying LIN5_UART5.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:434</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga63b10cb79a311afa07235ef20f696682"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga63b10cb79a311afa07235ef20f696682">SOC_clearWarmResetCause</a></div><div class="ttdeci">void SOC_clearWarmResetCause(void)</div><div class="ttdoc">Clear Reset Cause register.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbea9fd3fa16464c71c3b245e3434a90360c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9fd3fa16464c71c3b245e3434a90360c">SOC_RcmResetCause_DBG_CPU1_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_DBG_CPU1_RESET</div><div class="ttdoc">Value specifying R5 Core B Debug Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:273</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261abbac53923ce1d1028d0bc6cfd0ea1465"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261abbac53923ce1d1028d0bc6cfd0ea1465">SOC_WarmResetCause_TEMP_SENSOR1_RESET</a></div><div class="ttdeci">@ SOC_WarmResetCause_TEMP_SENSOR1_RESET</div><div class="ttdoc">Value specifying Temperature Sensor1 Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:107</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gaf8ad86861bdd7cf3b7613808598040aa"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gaf8ad86861bdd7cf3b7613808598040aa">SOC_rcmMemInitMailboxMemory</a></div><div class="ttdeci">void SOC_rcmMemInitMailboxMemory(void)</div><div class="ttdoc">Wait memory initialization to complete for Mailbox memory.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbea06d4459acaeff674684c9f05d63c9582"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea06d4459acaeff674684c9f05d63c9582">SOC_RcmResetCause_DBG_CPU0_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_DBG_CPU0_RESET</div><div class="ttdoc">Value specifying R5 Core A Debug Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:269</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fabe71d07152456124822dbaeed7b6a38e"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fabe71d07152456124822dbaeed7b6a38e">SOC_RcmPeripheralId_MCAN0</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCAN0</div><div class="ttdoc">Value specifying MCAN0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:318</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga7313a8040d3887cb34ca632b711a2288ad6adbd0daeb3c07714a1c32cb41d93c1"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288ad6adbd0daeb3c07714a1c32cb41d93c1">RCM_PLLID_RCCLK32K</a></div><div class="ttdeci">@ RCM_PLLID_RCCLK32K</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:533</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga170b0138b6bdb6ed3f6048e31c3d3970ac25a30bfa1f2f8a93b859e9df2f379ec"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970ac25a30bfa1f2f8a93b859e9df2f379ec">SOC_WarmResetSource_WDOG0</a></div><div class="ttdeci">@ SOC_WarmResetSource_WDOG0</div><div class="ttdoc">Value specifying Watchdog 0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:138</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga7313a8040d3887cb34ca632b711a2288a12f6815654443ff025ef58e9120929a0"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a12f6815654443ff025ef58e9120929a0">RCM_PLLID_RCCLK10M</a></div><div class="ttdeci">@ RCM_PLLID_RCCLK10M</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:534</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a63ac099f62321503f3a6050c3a9a4eb4"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a63ac099f62321503f3a6050c3a9a4eb4">SOC_WARM_RESET_PAD_TIME_16US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_16US</div><div class="ttdoc">Delay Value specifying in time 16us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:186</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ggab822093c20ddaca6d453ee4e013bd33ba44f4734e9bec7d2f0184ae75bd405f8f"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ggab822093c20ddaca6d453ee4e013bd33ba44f4734e9bec7d2f0184ae75bd405f8f">RCM_XTAL_FREQID_CLK_25MHZ</a></div><div class="ttdeci">@ RCM_XTAL_FREQID_CLK_25MHZ</div><div class="ttdoc">Value specifying XTAL frequency 25MHZ.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:524</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gaf95e32c42ed67303d28bc3265583600c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gaf95e32c42ed67303d28bc3265583600c">SOC_rcmR5SS1TriggerReset</a></div><div class="ttdeci">void SOC_rcmR5SS1TriggerReset(void)</div><div class="ttdoc">Trigger R5SS1 core reset.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga3d00502f9b67a0b7cd5c11bcfbbb08e2ad068310334838f9c758b3305184d5367"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2ad068310334838f9c758b3305184d5367">RCM_PLLHSDIV_OUT_0</a></div><div class="ttdeci">@ RCM_PLLHSDIV_OUT_0</div><div class="ttdoc">Value specifying HSDIVIDER 0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:549</div></div>
<div class="ttc" id="astructSOC__RcmPllHsDivOutConfig_html_a8c4302d495010f249239ef79e0cc8766"><div class="ttname"><a href="structSOC__RcmPllHsDivOutConfig.html#a8c4302d495010f249239ef79e0cc8766">SOC_RcmPllHsDivOutConfig::hsdivOutEnMask</a></div><div class="ttdeci">uint32_t hsdivOutEnMask</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:604</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga491ef53c043b8045f57a26e328bb5f3e"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga491ef53c043b8045f57a26e328bb5f3e">SOC_rcmSetCPSWResetBit</a></div><div class="ttdeci">void SOC_rcmSetCPSWResetBit()</div><div class="ttdoc">Set CPSW hard reset bit.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261aca04917de45e3458ab79380b0b53d416"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261aca04917de45e3458ab79380b0b53d416">SOC_WarmResetCause_HSM_WDT</a></div><div class="ttdeci">@ SOC_WarmResetCause_HSM_WDT</div><div class="ttdoc">Value specifying HSM WDT.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:95</div></div>
<div class="ttc" id="astructSOC__RcmClkSrcInfo_html"><div class="ttname"><a href="structSOC__RcmClkSrcInfo.html">SOC_RcmClkSrcInfo</a></div><div class="ttdef"><b>Definition:</b> soc_rcm.h:566</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga0d67e56667c6880456079c4863a1493d"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga0d67e56667c6880456079c4863a1493d">SOC_rcmR5ConfigLockStep</a></div><div class="ttdeci">void SOC_rcmR5ConfigLockStep(uint32_t cpuId)</div><div class="ttdoc">Configure R5 in lock step mode.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fab822b275b3bf12a82c5372e3b5d89d49"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fab822b275b3bf12a82c5372e3b5d89d49">SOC_RcmPeripheralId_RTI0</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_RTI0</div><div class="ttdoc">Value specifying RTI0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:338</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga871c8ae3744f08701bfdf4def3de77ed"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga871c8ae3744f08701bfdf4def3de77ed">SOC_rcmR5SS0TriggerReset</a></div><div class="ttdeci">void SOC_rcmR5SS0TriggerReset(void)</div><div class="ttdoc">Trigger R5 core reset.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga549b91d5c0aec831694143191821d01e"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga549b91d5c0aec831694143191821d01e">SOC_rcmPerApllConfig</a></div><div class="ttdeci">void SOC_rcmPerApllConfig(SOC_RcmPllFoutFreqId outFreqId, SOC_RcmPllHsDivOutConfig *hsDivCfg)</div><div class="ttdoc">Configure PER PLL.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga332c8dd672a7564b4d5f8b9d1be5cd7a"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga332c8dd672a7564b4d5f8b9d1be5cd7a">SOC_rcmWaitMemInitTCMA</a></div><div class="ttdeci">void SOC_rcmWaitMemInitTCMA(uint32_t cpuId)</div><div class="ttdoc">Wait memory initialization to complete for R5 TCMA.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga0f058573c0e1d26f01b26202fbb25f25"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga0f058573c0e1d26f01b26202fbb25f25">SOC_rcmSetR5Clock</a></div><div class="ttdeci">int32_t SOC_rcmSetR5Clock(uint32_t r5FreqHz, uint32_t sysClkFreqHz, uint32_t cpuId)</div><div class="ttdoc">Set R5SS0/R5SS1 and SysClk frequency.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6a7c683e3218aba1ad2cfc3eee9c03df3e"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c683e3218aba1ad2cfc3eee9c03df3e">SOC_RcmPeripheralClockSource_RCCLK32K</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_RCCLK32K</div><div class="ttdoc">Value specifying RC clock (32KHz)</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:468</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a1fb0265b375660229c39c2207c5a1dfc"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a1fb0265b375660229c39c2207c5a1dfc">SOC_WARM_RESET_PAD_TIME_64US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_64US</div><div class="ttdoc">Delay Value specifying in time 64us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:194</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa5207c9a574b131ed7da193a7e4399092"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa5207c9a574b131ed7da193a7e4399092">SOC_RcmPeripheralId_MCSPI4</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCSPI4</div><div class="ttdoc">Value specifying MCSPI4.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:386</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261a80803704ba1c3a4991bdf2db10f35cb6"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a80803704ba1c3a4991bdf2db10f35cb6">SOC_WarmResetCause_MSS_WDT2</a></div><div class="ttdeci">@ SOC_WarmResetCause_MSS_WDT2</div><div class="ttdoc">Value specifying MSS WDT2.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:79</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6a7c11d18d19c1c5d8c24d24f076035cc8"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c11d18d19c1c5d8c24d24f076035cc8">SOC_RcmPeripheralClockSource_EXT_REFCLK</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_EXT_REFCLK</div><div class="ttdoc">Value specifying external reference clock.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:460</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa6202416a96bec23db4e99c3eacc36ea3"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6202416a96bec23db4e99c3eacc36ea3">SOC_RcmPeripheralId_ICSSM0_UART0</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_ICSSM0_UART0</div><div class="ttdoc">Value specifying ICSSM0_UART0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:394</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261ab9f1b060611b0bea40a85f1c3efcaa3d"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261ab9f1b060611b0bea40a85f1c3efcaa3d">SOC_WarmResetCause_MSS_WDT1</a></div><div class="ttdeci">@ SOC_WarmResetCause_MSS_WDT1</div><div class="ttdoc">Value specifying MSS WDT1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:75</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941a4658f2978a18e369405147c8c87a01af"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a4658f2978a18e369405147c8c87a01af">SOC_WARM_RESET_PAD_TIME_256US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_256US</div><div class="ttdoc">Delay Value specifying in time 256us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:202</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78faceb409d649cca1cb2902b15a29e75a27"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faceb409d649cca1cb2902b15a29e75a27">SOC_RcmPeripheralId_MCAN3</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCAN3</div><div class="ttdoc">Value specifying MCAN3.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:330</div></div>
<div class="ttc" id="astructSOC__RcmADPLLJConfig__t_html_ab2230aba9138a103b8068084c9cc82f2"><div class="ttname"><a href="structSOC__RcmADPLLJConfig__t.html#ab2230aba9138a103b8068084c9cc82f2">SOC_RcmADPLLJConfig_t::Finp</a></div><div class="ttdeci">uint32_t Finp</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:584</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga7313a8040d3887cb34ca632b711a2288"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga7313a8040d3887cb34ca632b711a2288">SOC_RcmPllId</a></div><div class="ttdeci">SOC_RcmPllId</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:528</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ggaaa8112b5ab2366d2af4705b91957fd6cae3d4800608d016485fc44723e7235a86"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ggaaa8112b5ab2366d2af4705b91957fd6cae3d4800608d016485fc44723e7235a86">RCM_PLL_FOUT_FREQID_CLK_2000MHZ</a></div><div class="ttdeci">@ RCM_PLL_FOUT_FREQID_CLK_2000MHZ</div><div class="ttdoc">Value specifying PLL output frequency 2000MHz.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:506</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga426592ebd9ae6f71bf9442f4710b4941"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga426592ebd9ae6f71bf9442f4710b4941">SOC_RcmWarm_ResetTime123</a></div><div class="ttdeci">SOC_RcmWarm_ResetTime123</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:162</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa1d3c4a4421af17d356b9339d523814f6"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa1d3c4a4421af17d356b9339d523814f6">SOC_RcmPeripheralId_LIN3_UART3</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_LIN3_UART3</div><div class="ttdoc">Value specifying LIN3_UART3.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:426</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261a5d0e0d4d45d44ab97501ae470a200f9c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a5d0e0d4d45d44ab97501ae470a200f9c">SOC_WarmResetCause_POWER_ON_RESET</a></div><div class="ttdeci">@ SOC_WarmResetCause_POWER_ON_RESET</div><div class="ttdoc">Value specifying Power ON Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:67</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6a87ebe6d198ae10dba499a494d94035f4"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a87ebe6d198ae10dba499a494d94035f4">SOC_RcmPeripheralClockSource_WUCPUCLK</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_WUCPUCLK</div><div class="ttdoc">Value specifying wake up clock.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:456</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa3ae45c65ccd0fc0f805ac424a1e3e9b7"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa3ae45c65ccd0fc0f805ac424a1e3e9b7">SOC_RcmPeripheralId_RTI3</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_RTI3</div><div class="ttdoc">Value specifying RTI3.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:350</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga6bd7b4f07c83955654edfc3c5bc859d8"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga6bd7b4f07c83955654edfc3c5bc859d8">SOC_rcmR5SS0PowerOnReset</a></div><div class="ttdeci">void SOC_rcmR5SS0PowerOnReset(void)</div><div class="ttdoc">Reset R5SS0 Core.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6ad12e5f319bd3e4b9456b545bdff4f2f6"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ad12e5f319bd3e4b9456b545bdff4f2f6">SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT1</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT1</div><div class="ttdoc">Value specifying PLL Core Clock Out 1 (192 Mhz)</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:492</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa7da76dd4539b1e1cf26e49451f042b81"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7da76dd4539b1e1cf26e49451f042b81">SOC_RcmPeripheralId_LIN1_UART1</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_LIN1_UART1</div><div class="ttdoc">Value specifying LIN1_UART1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:418</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fab244b2ebdca7a99937cf61ac935cd221"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fab244b2ebdca7a99937cf61ac935cd221">SOC_RcmPeripheralId_MCAN1</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MCAN1</div><div class="ttdoc">Value specifying MCAN1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:322</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gac00bc26a3c69c187cd3d532b1250bab5"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gac00bc26a3c69c187cd3d532b1250bab5">SOC_generateSwWarmReset</a></div><div class="ttdeci">void SOC_generateSwWarmReset(void)</div><div class="ttdoc">Generate SW WARM reset.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga170b0138b6bdb6ed3f6048e31c3d3970a9a4da2a941921f815352ee230b0b7163"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a9a4da2a941921f815352ee230b0b7163">SOC_WarmResetSource_WDOG1</a></div><div class="ttdeci">@ SOC_WarmResetSource_WDOG1</div><div class="ttdoc">Value specifying Watchdog 1.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:142</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa798c133c0d4ff906eb53fe99c2f92b7e"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa798c133c0d4ff906eb53fe99c2f92b7e">SOC_RcmPeripheralId_RTI2</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_RTI2</div><div class="ttdoc">Value specifying RTI2.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:346</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261a17237c70a47f2ba461745ce88dd80a11"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a17237c70a47f2ba461745ce88dd80a11">SOC_WarmResetCause_TEMP_SENSOR0_RESET</a></div><div class="ttdeci">@ SOC_WarmResetCause_TEMP_SENSOR0_RESET</div><div class="ttdoc">Value specifying Temperature Sensor0 Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:103</div></div>
<div class="ttc" id="astructSOC__RcmADPLLJConfig__t_html_acb70ae59e4531c26af17677fca0423fa"><div class="ttname"><a href="structSOC__RcmADPLLJConfig__t.html#acb70ae59e4531c26af17677fca0423fa">SOC_RcmADPLLJConfig_t::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:579</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga1f9219e51ce15c3fe1a8c681d00d0f81"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga1f9219e51ce15c3fe1a8c681d00d0f81">SOC_rcmClearCPSWResetBit</a></div><div class="ttdeci">void SOC_rcmClearCPSWResetBit()</div><div class="ttdoc">Clear CPSW hard reset bit.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbeafbaa51176317af51774e3433ea06df7a"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeafbaa51176317af51774e3433ea06df7a">SOC_RcmResetCause_STC_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_STC_RESET</div><div class="ttdoc">Value specifying STC Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:249</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6a8155b8893cf1d2e611fb41471d334202"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a8155b8893cf1d2e611fb41471d334202">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT1</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT1</div><div class="ttdoc">Value specifying PLL Core Clock Out 1 (500 Mhz)</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:480</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ggaaa8112b5ab2366d2af4705b91957fd6caf03dfb8d866c987196b83cbcde63f6b1"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ggaaa8112b5ab2366d2af4705b91957fd6caf03dfb8d866c987196b83cbcde63f6b1">RCM_PLL_FOUT_FREQID_CLK_1920MHZ</a></div><div class="ttdeci">@ RCM_PLL_FOUT_FREQID_CLK_1920MHZ</div><div class="ttdoc">Value specifying PLL output frequency 1920MHz.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:510</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbea58f64ecda6a3a874b2bda9ed05b65236"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea58f64ecda6a3a874b2bda9ed05b65236">SOC_RcmResetCause_WARM_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_WARM_RESET</div><div class="ttdoc">Value specifying Warm Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:245</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa7f0e130a7eca53c48ff3a993f921009b"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7f0e130a7eca53c48ff3a993f921009b">SOC_RcmPeripheralId_MMC0</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_MMC0</div><div class="ttdoc">Value specifying MMC0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:390</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga170b0138b6bdb6ed3f6048e31c3d3970"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga170b0138b6bdb6ed3f6048e31c3d3970">SOC_WarmResetSource</a></div><div class="ttdeci">SOC_WarmResetSource</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:118</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga758fe80d278ee648eabb86e9a3080587"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga758fe80d278ee648eabb86e9a3080587">SOC_rcmR5ConfigDualCore</a></div><div class="ttdeci">void SOC_rcmR5ConfigDualCore(uint32_t cpuId)</div><div class="ttdoc">Configure R5 in dual core mode.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gafccf52cd20ca4de72795fa31df61edc4"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gafccf52cd20ca4de72795fa31df61edc4">SOC_rcmMemInitL2Memory</a></div><div class="ttdeci">void SOC_rcmMemInitL2Memory(void)</div><div class="ttdoc">Wait memory initialization to complete for L2 Bank2 and Bank3 memory.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga426592ebd9ae6f71bf9442f4710b4941aa4c731171000e2ddc200057e3e3aa2ab"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941aa4c731171000e2ddc200057e3e3aa2ab">SOC_WARM_RESET_PAD_TIME_4096US</a></div><div class="ttdeci">@ SOC_WARM_RESET_PAD_TIME_4096US</div><div class="ttdoc">Delay Value specifying in time 4096us.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:218</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga022812372fb9537d0b35f9005c614261"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga022812372fb9537d0b35f9005c614261">SOC_WarmResetCause</a></div><div class="ttdeci">SOC_WarmResetCause</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:63</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbeaa306593ad6aa77c56baec5a5a04cda52"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeaa306593ad6aa77c56baec5a5a04cda52">SOC_RcmResetCause_MMR_CPU1_VIM1_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_MMR_CPU1_VIM1_RESET</div><div class="ttdoc">Value specifying R5 Core B Subsytem Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:257</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga170b0138b6bdb6ed3f6048e31c3d3970a841a0e8f3f145b1b0862c5ba2db7c2c7"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a841a0e8f3f145b1b0862c5ba2db7c2c7">SOC_WarmResetSource_DEBUGSS</a></div><div class="ttdeci">@ SOC_WarmResetSource_DEBUGSS</div><div class="ttdoc">Value specifying DebugSS.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:126</div></div>
<div class="ttc" id="astructSOC__RcmClkSrcInfo_html_a024a52f2eb4e44a367857461b1521fb4"><div class="ttname"><a href="structSOC__RcmClkSrcInfo.html#a024a52f2eb4e44a367857461b1521fb4">SOC_RcmClkSrcInfo::hsDivOut</a></div><div class="ttdeci">SOC_RcmPllHSDIVOutId hsDivOut</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:568</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga022812372fb9537d0b35f9005c614261a3be3931567d868b33aff05b560147548"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a3be3931567d868b33aff05b560147548">SOC_WarmResetCause_DBG_RESET</a></div><div class="ttdeci">@ SOC_WarmResetCause_DBG_RESET</div><div class="ttdoc">Value specifying Debugger Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:99</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga7313a8040d3887cb34ca632b711a2288a46a6a9889f5bf9f32f8ba4f352177b92"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a46a6a9889f5bf9f32f8ba4f352177b92">RCM_PLLID_EXTREFCLK</a></div><div class="ttdeci">@ RCM_PLLID_EXTREFCLK</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:535</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fad78e78fdb1d72753a71aa787c49ae197"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fad78e78fdb1d72753a71aa787c49ae197">SOC_RcmPeripheralId_QSPI0</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_QSPI0</div><div class="ttdoc">Value specifying QSPI0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:334</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga738302ce5d38a813cbb37ea27d0ee627"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga738302ce5d38a813cbb37ea27d0ee627">SOC_getWarmResetCause</a></div><div class="ttdeci">SOC_WarmResetCause SOC_getWarmResetCause(void)</div><div class="ttdoc">Returns cause of WARM reset.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa17d484da5bff194de7252301b5e0a457"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa17d484da5bff194de7252301b5e0a457">SOC_RcmPeripheralId_LIN2_UART2</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_LIN2_UART2</div><div class="ttdoc">Value specifying LIN2_UART2.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:422</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gaaa8112b5ab2366d2af4705b91957fd6c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a></div><div class="ttdeci">SOC_RcmPllFoutFreqId</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:502</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga7313a8040d3887cb34ca632b711a2288abed3fcfcf963c26cb2ee25565ac67aba"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288abed3fcfcf963c26cb2ee25565ac67aba">RCM_PLLID_XTALCLK</a></div><div class="ttdeci">@ RCM_PLLID_XTALCLK</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:531</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga170b0138b6bdb6ed3f6048e31c3d3970a6e5fc8a1e329b08b473c4baecfb8acce"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a6e5fc8a1e329b08b473c4baecfb8acce">SOC_WarmResetSource_WDOG3</a></div><div class="ttdeci">@ SOC_WarmResetSource_WDOG3</div><div class="ttdoc">Value specifying Watchdog 3.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:150</div></div>
<div class="ttc" id="astructSOC__RcmADPLLJConfig__t_html_aa2dcacb647d2c64cc9167c6f98c6c2ca"><div class="ttname"><a href="structSOC__RcmADPLLJConfig__t.html#aa2dcacb647d2c64cc9167c6f98c6c2ca">SOC_RcmADPLLJConfig_t::M2</a></div><div class="ttdeci">uint32_t M2</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:580</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ggac985a4d8a3e966ff6fe22547e0d94d96aa726dad411c2522dcafacf7d2a75a13f"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ggac985a4d8a3e966ff6fe22547e0d94d96aa726dad411c2522dcafacf7d2a75a13f">r5fss0</a></div><div class="ttdeci">@ r5fss0</div><div class="ttdoc">Value specifying Power ON Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:300</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbea684f25a3b2f0e3bb65af6874c88b80e1"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea684f25a3b2f0e3bb65af6874c88b80e1">SOC_RcmResetCause_MMR_CPU1_RESET</a></div><div class="ttdeci">@ SOC_RcmResetCause_MMR_CPU1_RESET</div><div class="ttdoc">Value specifying R5 Core B (core only) Reset.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:265</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga3d00502f9b67a0b7cd5c11bcfbbb08e2ac3d1d11eef9cf689c4f2bde304199e29"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2ac3d1d11eef9cf689c4f2bde304199e29">RCM_PLLHSDIV_OUT_2</a></div><div class="ttdeci">@ RCM_PLLHSDIV_OUT_2</div><div class="ttdoc">Value specifying HSDIVIDER 2.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:557</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fa2bbf52afd1b0b143bd8f668faa0d14fb"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa2bbf52afd1b0b143bd8f668faa0d14fb">SOC_RcmPeripheralId_WDT0</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_WDT0</div><div class="ttdoc">Value specifying WDT0.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:354</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gadf01c5674b9579c56e42bf558a2ac8ed"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gadf01c5674b9579c56e42bf558a2ac8ed">SOC_rcmGetR5Clock</a></div><div class="ttdeci">uint32_t SOC_rcmGetR5Clock(uint32_t cpuId)</div><div class="ttdoc">Get R5SS0/1 frequency.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fac33adc9a8404389f32c10cb867543a22"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac33adc9a8404389f32c10cb867543a22">SOC_RcmPeripheralId_CONTROLSS_PLL</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_CONTROLSS_PLL</div><div class="ttdoc">Value specifying CONTROLSS_PLL.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:406</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga170b0138b6bdb6ed3f6048e31c3d3970aff32be93a6e258a9db64955bb0d6c2d5"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970aff32be93a6e258a9db64955bb0d6c2d5">SOC_WarmResetSource_PAD_BYPASS</a></div><div class="ttdeci">@ SOC_WarmResetSource_PAD_BYPASS</div><div class="ttdoc">Value specifying Pad Warm Reset pin.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:122</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga6674bb5c28889ff80f5a352030bfd78fae1b1c1817d71fee00019175eb29ff451"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fae1b1c1817d71fee00019175eb29ff451">SOC_RcmPeripheralId_CPTS</a></div><div class="ttdeci">@ SOC_RcmPeripheralId_CPTS</div><div class="ttdoc">Value specifying CPTS.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:398</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga490214ec113d9628f51c8fd6e1e2fd0c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga490214ec113d9628f51c8fd6e1e2fd0c">SOC_configureWarmResetSource</a></div><div class="ttdeci">void SOC_configureWarmResetSource(uint32_t source)</div><div class="ttdoc">Configure WARM reset source.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6ab1acdfa0f83be533bf862e3d34b2ae5c"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ab1acdfa0f83be533bf862e3d34b2ae5c">SOC_RcmPeripheralClockSource_CTPS_GENF0</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_CTPS_GENF0</div><div class="ttdoc">Value specifying CPTS GENF0 clock.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:472</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga4c46dff7b56c777f4b301e804133120a"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga4c46dff7b56c777f4b301e804133120a">RCM_PLL_HSDIV_OUTPUT_COUNT</a></div><div class="ttdeci">#define RCM_PLL_HSDIV_OUTPUT_COUNT</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:600</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6ae2337caec5559bb23ee7c08fcdbbd956"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ae2337caec5559bb23ee7c08fcdbbd956">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT2</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT2</div><div class="ttdoc">Value specifying PLL Core Clock Out 2 (400 Mhz)</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:484</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_ga6fc3946b545c842063470b9fe3f63b85"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#ga6fc3946b545c842063470b9fe3f63b85">SOC_rcmCoreApllConfig</a></div><div class="ttdeci">void SOC_rcmCoreApllConfig(SOC_RcmPllFoutFreqId outFreqId, SOC_RcmPllHsDivOutConfig *hsDivCfg)</div><div class="ttdoc">Configure CORE PLL.</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga19acd855965ae532f63559e744f74bbeabe5d124e3a8c24114df0412e11311a21"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeabe5d124e3a8c24114df0412e11311a21">SOC_RcmResetCause_POR_RST_CTRL0</a></div><div class="ttdeci">@ SOC_RcmResetCause_POR_RST_CTRL0</div><div class="ttdoc">Value specifying R5 Reset due to write to debug POR RST CTRL Reg.</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:281</div></div>
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gga049fd9d8d05991ff7c58545e744fa8b6a0f82617c4f7245f9c64b9b15c91de3e1"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a0f82617c4f7245f9c64b9b15c91de3e1">SOC_RcmPeripheralClockSource_RCCLK10M</a></div><div class="ttdeci">@ SOC_RcmPeripheralClockSource_RCCLK10M</div><div class="ttdoc">Value specifying RC clock (10MHz)</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:464</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b3254ebe139513b1ac0a8f40684a700f.html">soc</a></li><li class="navelem"><a class="el" href="dir_459174666158c3e3954cc9c7979ffce6.html">am263x</a></li><li class="navelem"><a class="el" href="soc__rcm_8h.html">soc_rcm.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
