{
  "Top": "systolic_array",
  "RtlTop": "systolic_array",
  "RtlPrefix": "",
  "RtlSubPrefix": "systolic_array_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inputStream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<MBItem, 0>&",
      "srcSize": "160",
      "hwRefs": [{
          "type": "interface",
          "interface": "inputStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "outputStream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<MBItem, 0>&",
      "srcSize": "160",
      "hwRefs": [{
          "type": "interface",
          "interface": "outputStream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "accumulateMode": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "accumulateMode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "totalCycles": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "totalCycles",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top systolic_array -name systolic_array",
      "set_directive_top systolic_array -name systolic_array"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "systolic_array"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "systolic_array",
    "Version": "1.0",
    "DisplayName": "Systolic_array",
    "Revision": "2113941927",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_systolic_array_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/systolic_array.cpp"],
    "Vhdl": [
      "impl\/vhdl\/systolic_array_control_s_axi.vhd",
      "impl\/vhdl\/systolic_array_fadd_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/systolic_array_faddfsub_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/systolic_array_fifo_w160_d32_A.vhd",
      "impl\/vhdl\/systolic_array_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/systolic_array_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/systolic_array_produced_destPE_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/systolic_array_produced_isWeight_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/systolic_array_produced_real_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/systolic_array_regslice_both.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_23_1.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_52_4.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_RAM_AUTO_1bkb.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_RAM_AUTO_1dEe.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/systolic_array.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/systolic_array_control_s_axi.v",
      "impl\/verilog\/systolic_array_fadd_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/systolic_array_faddfsub_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/systolic_array_fifo_w160_d32_A.v",
      "impl\/verilog\/systolic_array_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/systolic_array_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/systolic_array_produced_destPE_RAM_AUTO_1R1W.v",
      "impl\/verilog\/systolic_array_produced_isWeight_RAM_AUTO_1R1W.v",
      "impl\/verilog\/systolic_array_produced_real_RAM_AUTO_1R1W.v",
      "impl\/verilog\/systolic_array_regslice_both.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_23_1.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_52_4.v",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4_RAM_AUTO_1R1W.v",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6_RAM_AUTO_1R1W.v",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8_RAM_AUTO_1R1W.v",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_RAM_AUTO_1bkb.dat",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_RAM_AUTO_1bkb.v",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_RAM_AUTO_1dEe.dat",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_RAM_AUTO_1dEe.v",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_RAM_AUTO_1R1W.v",
      "impl\/verilog\/systolic_array.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/systolic_array_v1_0\/data\/systolic_array.mdd",
      "impl\/misc\/drivers\/systolic_array_v1_0\/data\/systolic_array.tcl",
      "impl\/misc\/drivers\/systolic_array_v1_0\/data\/systolic_array.yaml",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array.c",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array.h",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array_hw.h",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array_linux.c",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/systolic_array_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl",
      "impl\/misc\/systolic_array_faddfsub_32ns_32ns_32_3_full_dsp_1_ip.tcl",
      "impl\/misc\/systolic_array_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/systolic_array.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "systolic_array_fadd_32ns_32ns_32_3_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name systolic_array_fadd_32ns_32ns_32_3_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "systolic_array_faddfsub_32ns_32ns_32_3_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name systolic_array_faddfsub_32ns_32ns_32_3_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "systolic_array_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name systolic_array_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "accumulateMode",
          "access": "W",
          "description": "Data signal of accumulateMode",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "accumulateMode",
              "access": "W",
              "description": "Bit 0 to 0 of accumulateMode"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "totalCycles",
          "access": "W",
          "description": "Data signal of totalCycles",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "totalCycles",
              "access": "W",
              "description": "Bit 31 to 0 of totalCycles"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "accumulateMode"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "totalCycles"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:inputStream:outputStream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "inputStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "160",
      "portPrefix": "inputStream_",
      "ports": [
        "inputStream_TDATA",
        "inputStream_TREADY",
        "inputStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "inputStream"
        }]
    },
    "outputStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "160",
      "portPrefix": "outputStream_",
      "ports": [
        "outputStream_TDATA",
        "outputStream_TREADY",
        "outputStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "outputStream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "inputStream_TDATA": {
      "dir": "in",
      "width": "160"
    },
    "inputStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inputStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "outputStream_TDATA": {
      "dir": "out",
      "width": "160"
    },
    "outputStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outputStream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "systolic_array",
      "Instances": [
        {
          "ModuleName": "systolic_array_Pipeline_VITIS_LOOP_23_1",
          "InstanceName": "grp_systolic_array_Pipeline_VITIS_LOOP_23_1_fu_3707"
        },
        {
          "ModuleName": "systolic_array_Pipeline_VITIS_LOOP_52_4",
          "InstanceName": "grp_systolic_array_Pipeline_VITIS_LOOP_52_4_fu_3715"
        }
      ]
    },
    "Info": {
      "systolic_array_Pipeline_VITIS_LOOP_23_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array_Pipeline_VITIS_LOOP_52_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "systolic_array_Pipeline_VITIS_LOOP_23_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "163",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "44",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array_Pipeline_VITIS_LOOP_52_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.733"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "163",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "46",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.674"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_126_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_35_2.2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_143_2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  },
                  {
                    "Name": "VITIS_LOOP_153_4",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }
                ]
              },
              {
                "Name": "VITIS_LOOP_93_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_98_2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "VITIS_LOOP_178_5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_214_6",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "VITIS_LOOP_226_7",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_56_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_60_2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "VITIS_LOOP_71_3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_75_4",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "VITIS_LOOP_178_5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_214_6",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "VITIS_LOOP_226_7",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_56_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_60_2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "VITIS_LOOP_71_3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_75_4",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "VITIS_LOOP_126_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_35_2.13",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_143_2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  },
                  {
                    "Name": "VITIS_LOOP_153_4",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }
                ]
              },
              {
                "Name": "VITIS_LOOP_93_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_98_2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "27",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "6891",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "9516",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-05 15:27:09 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
