{"vcs1":{"timestamp_begin":1681690238.100971180, "rt":0.90, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1681690239.035081207, "rt":0.88, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681690239.939373130, "rt":0.58, "ut":0.07, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681690237.808928668}
{"VCS_COMP_START_TIME": 1681690237.808928668}
{"VCS_COMP_END_TIME": 1681690241.298682211}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340264}}
{"stitch_vcselab": {"peak_mem": 222604}}
