
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -15.92

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.17

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
     1    2.35    0.01    0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
                                         _00425_ (net)
                  0.01    0.00    0.06 ^ _15918_/A (XNOR2_X1)
     2    4.01    0.01    0.02    0.08 v _15918_/ZN (XNOR2_X1)
                                         _06754_ (net)
                  0.01    0.00    0.08 v _16016_/B1 (AOI21_X1)
     1    1.28    0.01    0.02    0.11 ^ _16016_/ZN (AOI21_X1)
                                         _00328_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa30_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa30_sr[1]$_DFF_P_/CK (DFF_X1)
     1    7.01    0.02    0.10    0.10 ^ sa30_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa30_sr[1] (net)
                  0.02    0.00    0.10 ^ _18275_/A (BUF_X2)
     6   21.95    0.03    0.05    0.14 ^ _18275_/Z (BUF_X2)
                                         _08987_ (net)
                  0.03    0.00    0.15 ^ _23888_/A (XOR2_X1)
     3    6.92    0.04    0.08    0.22 ^ _23888_/Z (XOR2_X1)
                                         _00939_ (net)
                  0.04    0.00    0.22 ^ _23889_/B (XNOR2_X1)
     1    2.23    0.02    0.03    0.25 v _23889_/ZN (XNOR2_X1)
                                         _00940_ (net)
                  0.02    0.00    0.25 v _23892_/A (XNOR2_X1)
     1    1.92    0.01    0.04    0.29 v _23892_/ZN (XNOR2_X1)
                                         _00943_ (net)
                  0.01    0.00    0.29 v _23893_/B (MUX2_X1)
     2    7.91    0.02    0.07    0.36 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.36 v _23894_/B (XOR2_X2)
     5   11.13    0.02    0.07    0.43 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.43 v _23895_/A (INV_X1)
     2    5.15    0.02    0.03    0.46 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.02    0.00    0.46 ^ _23896_/A (BUF_X4)
    10   23.49    0.02    0.03    0.49 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.49 ^ _23897_/A (BUF_X4)
    17   50.46    0.03    0.05    0.54 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.54 ^ _29712_/B (HA_X1)
     9   22.06    0.05    0.09    0.63 ^ _29712_/CO (HA_X1)
                                         _15057_ (net)
                  0.05    0.00    0.63 ^ _24121_/A1 (NAND3_X1)
     5   10.31    0.04    0.06    0.68 v _24121_/ZN (NAND3_X1)
                                         _01166_ (net)
                  0.04    0.00    0.69 v _24122_/A (OAI21_X1)
     2    4.52    0.03    0.04    0.73 ^ _24122_/ZN (OAI21_X1)
                                         _01167_ (net)
                  0.03    0.00    0.73 ^ _24192_/A (MUX2_X1)
     1    1.81    0.01    0.04    0.77 ^ _24192_/Z (MUX2_X1)
                                         _01236_ (net)
                  0.01    0.00    0.77 ^ _24193_/B1 (AOI21_X1)
     1    2.09    0.02    0.01    0.78 v _24193_/ZN (AOI21_X1)
                                         _01237_ (net)
                  0.02    0.00    0.78 v _24212_/B1 (AOI221_X1)
     1    4.68    0.06    0.10    0.88 ^ _24212_/ZN (AOI221_X1)
                                         _01256_ (net)
                  0.06    0.00    0.88 ^ _24222_/A3 (NAND4_X1)
     1    6.79    0.03    0.06    0.94 v _24222_/ZN (NAND4_X1)
                                         _00097_ (net)
                  0.03    0.00    0.94 v sa22_sr[1]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[1]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa30_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa30_sr[1]$_DFF_P_/CK (DFF_X1)
     1    7.01    0.02    0.10    0.10 ^ sa30_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa30_sr[1] (net)
                  0.02    0.00    0.10 ^ _18275_/A (BUF_X2)
     6   21.95    0.03    0.05    0.14 ^ _18275_/Z (BUF_X2)
                                         _08987_ (net)
                  0.03    0.00    0.15 ^ _23888_/A (XOR2_X1)
     3    6.92    0.04    0.08    0.22 ^ _23888_/Z (XOR2_X1)
                                         _00939_ (net)
                  0.04    0.00    0.22 ^ _23889_/B (XNOR2_X1)
     1    2.23    0.02    0.03    0.25 v _23889_/ZN (XNOR2_X1)
                                         _00940_ (net)
                  0.02    0.00    0.25 v _23892_/A (XNOR2_X1)
     1    1.92    0.01    0.04    0.29 v _23892_/ZN (XNOR2_X1)
                                         _00943_ (net)
                  0.01    0.00    0.29 v _23893_/B (MUX2_X1)
     2    7.91    0.02    0.07    0.36 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.36 v _23894_/B (XOR2_X2)
     5   11.13    0.02    0.07    0.43 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.43 v _23895_/A (INV_X1)
     2    5.15    0.02    0.03    0.46 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.02    0.00    0.46 ^ _23896_/A (BUF_X4)
    10   23.49    0.02    0.03    0.49 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.49 ^ _23897_/A (BUF_X4)
    17   50.46    0.03    0.05    0.54 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.54 ^ _29712_/B (HA_X1)
     9   22.06    0.05    0.09    0.63 ^ _29712_/CO (HA_X1)
                                         _15057_ (net)
                  0.05    0.00    0.63 ^ _24121_/A1 (NAND3_X1)
     5   10.31    0.04    0.06    0.68 v _24121_/ZN (NAND3_X1)
                                         _01166_ (net)
                  0.04    0.00    0.69 v _24122_/A (OAI21_X1)
     2    4.52    0.03    0.04    0.73 ^ _24122_/ZN (OAI21_X1)
                                         _01167_ (net)
                  0.03    0.00    0.73 ^ _24192_/A (MUX2_X1)
     1    1.81    0.01    0.04    0.77 ^ _24192_/Z (MUX2_X1)
                                         _01236_ (net)
                  0.01    0.00    0.77 ^ _24193_/B1 (AOI21_X1)
     1    2.09    0.02    0.01    0.78 v _24193_/ZN (AOI21_X1)
                                         _01237_ (net)
                  0.02    0.00    0.78 v _24212_/B1 (AOI221_X1)
     1    4.68    0.06    0.10    0.88 ^ _24212_/ZN (AOI221_X1)
                                         _01256_ (net)
                  0.06    0.00    0.88 ^ _24222_/A3 (NAND4_X1)
     1    6.79    0.03    0.06    0.94 v _24222_/ZN (NAND4_X1)
                                         _00097_ (net)
                  0.03    0.00    0.94 v sa22_sr[1]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[1]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   16.68   -0.65 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07067635655403137

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3560

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.6536417603492737

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0408

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa30_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa30_sr[1]$_DFF_P_/CK (DFF_X1)
   0.10    0.10 ^ sa30_sr[1]$_DFF_P_/Q (DFF_X1)
   0.05    0.14 ^ _18275_/Z (BUF_X2)
   0.08    0.22 ^ _23888_/Z (XOR2_X1)
   0.03    0.25 v _23889_/ZN (XNOR2_X1)
   0.04    0.29 v _23892_/ZN (XNOR2_X1)
   0.07    0.36 v _23893_/Z (MUX2_X1)
   0.07    0.43 v _23894_/Z (XOR2_X2)
   0.03    0.46 ^ _23895_/ZN (INV_X1)
   0.03    0.49 ^ _23896_/Z (BUF_X4)
   0.05    0.54 ^ _23897_/Z (BUF_X4)
   0.09    0.63 ^ _29712_/CO (HA_X1)
   0.06    0.68 v _24121_/ZN (NAND3_X1)
   0.04    0.73 ^ _24122_/ZN (OAI21_X1)
   0.04    0.77 ^ _24192_/Z (MUX2_X1)
   0.01    0.78 v _24193_/ZN (AOI21_X1)
   0.10    0.88 ^ _24212_/ZN (AOI221_X1)
   0.06    0.94 v _24222_/ZN (NAND4_X1)
   0.00    0.94 v sa22_sr[1]$_DFF_P_/D (DFF_X1)
           0.94   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa22_sr[1]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.94   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15918_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16016_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9404

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1710

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-18.183752

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.11e-03   4.44e-05   1.04e-02   2.9%
Combinational          1.67e-01   1.77e-01   5.07e-04   3.45e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.79e-01   5.51e-04   3.55e-01 100.0%
                          49.6%      50.3%       0.2%
