-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Sep 25 01:02:28 2020
-- Host        : LAPTOP-0IF1ANMD running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ logo_rom_sim_netlist.vhdl
-- Design      : logo_rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\ENOUT__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(1)
    );
\ENOUT__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      I2 => addra(2),
      O => ena_array(2)
    );
\ENOUT__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      O => ena_array(3)
    );
\ENOUT__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    \douta[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[14]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[1]\(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[0]\(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => douta(9),
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[14]_0\(3),
      I1 => \douta[14]_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[14]_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_3\(3),
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe_d1(0),
      I2 => \douta[14]\(3),
      I3 => sel_pipe_d1(1),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => douta(10),
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[14]_0\(4),
      I1 => \douta[14]_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[14]_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_3\(4),
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe_d1(0),
      I2 => \douta[14]\(4),
      I3 => sel_pipe_d1(1),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[12]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[12]_INST_0_i_1_n_0\,
      I1 => \douta[12]_INST_0_i_2_n_0\,
      O => douta(11),
      S => sel_pipe_d1(2)
    );
\douta[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[14]_0\(5),
      I1 => \douta[14]_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[14]_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_3\(5),
      O => \douta[12]_INST_0_i_1_n_0\
    );
\douta[12]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe_d1(0),
      I2 => \douta[14]\(5),
      I3 => sel_pipe_d1(1),
      O => \douta[12]_INST_0_i_2_n_0\
    );
\douta[13]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[13]_INST_0_i_1_n_0\,
      I1 => \douta[13]_INST_0_i_2_n_0\,
      O => douta(12),
      S => sel_pipe_d1(2)
    );
\douta[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[14]_0\(6),
      I1 => \douta[14]_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[14]_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_3\(6),
      O => \douta[13]_INST_0_i_1_n_0\
    );
\douta[13]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe_d1(0),
      I2 => \douta[14]\(6),
      I3 => sel_pipe_d1(1),
      O => \douta[13]_INST_0_i_2_n_0\
    );
\douta[14]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[14]_INST_0_i_1_n_0\,
      I1 => \douta[14]_INST_0_i_2_n_0\,
      O => douta(13),
      S => sel_pipe_d1(2)
    );
\douta[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[14]_0\(7),
      I1 => \douta[14]_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[14]_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_3\(7),
      O => \douta[14]_INST_0_i_1_n_0\
    );
\douta[14]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe_d1(0),
      I2 => \douta[14]\(7),
      I3 => sel_pipe_d1(1),
      O => \douta[14]_INST_0_i_2_n_0\
    );
\douta[15]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[15]_INST_0_i_1_n_0\,
      I1 => \douta[15]_INST_0_i_2_n_0\,
      O => douta(14),
      S => sel_pipe_d1(2)
    );
\douta[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[15]_0\(0),
      I1 => \douta[15]_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[15]_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[15]_3\(0),
      O => \douta[15]_INST_0_i_1_n_0\
    );
\douta[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(0),
      I2 => \douta[15]\(0),
      I3 => sel_pipe_d1(1),
      O => \douta[15]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[1]\(1),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[1]_0\(0),
      O => douta(1)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[6]\(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[4]\(0),
      O => douta(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[6]\(1),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[4]\(1),
      O => douta(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[6]\(2),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[6]_0\(0),
      O => douta(4)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[6]\(3),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[6]_0\(1),
      O => douta(5)
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[14]_0\(0),
      I1 => \douta[14]_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[14]_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_3\(0),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(0),
      I2 => \douta[14]\(0),
      I3 => sel_pipe_d1(1),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[14]_0\(1),
      I1 => \douta[14]_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[14]_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_3\(1),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(0),
      I2 => \douta[14]\(1),
      I3 => sel_pipe_d1(1),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[14]_0\(2),
      I1 => \douta[14]_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[14]_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_3\(2),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe_d1(0),
      I2 => \douta[14]\(2),
      I3 => sel_pipe_d1(1),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000003E0000000000000000000000000000000000000000000000000000",
      INIT_01 => X"F0FFFF01003F000000000000003E000000000000003E000000000000003E0000",
      INIT_02 => X"E003F0F1FFFFFF1FE0FFFFF1FFFFFF1FE0FFFFF1FFFFFF1FF0FFFF01001F0000",
      INIT_03 => X"C007F00100000000C007F00100000000C007F00100000000C003F0F1FFFFFF1F",
      INIT_04 => X"000FF081FFFFFF01800FF081FFFFFF01800FF081FFFFFF01800FF00100000000",
      INIT_05 => X"003EF0810700F001001EF0810700F001001FF0810700F001001FF081FFFFFF01",
      INIT_06 => X"007CF081FFFFFF01007CF081FFFFFF01003CF081FFFFFF01003EF0810700F001",
      INIT_07 => X"007EF0010000000000FCF0010000000000F8F00100000000007CF081FFFFFF01",
      INIT_08 => X"C007F0C1FFFFFF07800FF0C1FFFFFF07001FF0C1FFFFFF07003FF00100000000",
      INIT_09 => X"F001F001FC030000F001F001FF000000E003F0C1FFFFFF07C007F0C1FFFFFF07",
      INIT_0A => X"F800F031001F0000F800F001001F0000F800F001C01F0000F800F001F00F0000",
      INIT_0B => X"F800F0E1FFFFFF0FF800F0E1FFFF0700F800F0E1FF1F00007800F0F10F1F0000",
      INIT_0C => X"E07FF001001F0003F0FFF001001FF807F0FFF00100FFFF07F801F001C0FFFF07",
      INIT_0D => X"0000F001001F0000003CF001001F0000003FF001001F0000C07FF001001F0000",
      INIT_0E => X"0000F00100FE03000000F00100FF03000000F00100FF07000000F001003F0000",
      INIT_0F => X"000000000000000000000000000000000000F00100E001000000F00100FC0300",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"00FCFFFFFFFF3F00000000000000000000000000000000000000000000000000",
      INIT_12 => X"00FC0F000000000000FCFFFFFFFF3F0000FCFFFFFFFF3F0000FCFFFFFFFF3F00",
      INIT_13 => X"0000FC03000000000000FF010000000000C07F000000000000F03F0000000000",
      INIT_14 => X"000000FE03000000000080FF000000000000C03F000000000000F00F00000000",
      INIT_15 => X"000000E007000000000000E007000000000000F007000000000000FC07000000",
      INIT_16 => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_17 => X"F8FFFFFFFFFFFF1FF8FFFFFFFFFFFF1FF8FFFFFFFFFFFF1F000000E007000000",
      INIT_18 => X"000000E007000000000000E007000000000000E007000000F8FFFFFFFFFFFF1F",
      INIT_19 => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1A => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1B => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1C => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1D => X"000000C0FF070000000000C00F000000000000C007000000000000E007000000",
      INIT_1E => X"00000000FC01000000000080FF030000000000C0FF030000000000C0FF030000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"000000E007000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"000000C007000000000000C007000000000000C007000000000000E007000000",
      INIT_22 => X"E0FFFFFFFFFFFF03E0FFFFFFFFFFFF03E0FFFFFFFFFFFF03000000C007000000",
      INIT_23 => X"000000E03F000000000000001F000000000000801F000000E0FFFFFFFFFFFF03",
      INIT_24 => X"00C0FF3FF83F00000000FEFFFF0700000000E0FFFF010000000000FE7F000000",
      INIT_25 => X"00F8010000F8FF0000FC0F0000FFFF0000FE7F00C0FFFF0100F8FF03E0FF0700",
      INIT_26 => X"FCFFFFFFFFFFFF3F00000000000030000010000000007E000078000000C07F00",
      INIT_27 => X"FCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3F",
      INIT_28 => X"00F001000000000000F001000000000000F001000000000000F0010000000000",
      INIT_29 => X"00F001FCFFFF070000F001FCFFFF070000F001FCFFFF0F0000F001FCFFFF0F00",
      INIT_2A => X"00F0017C00C0070000F0017C00C0070000F0017C00C0070000F0017C00C00700",
      INIT_2B => X"00F0017C00C0070000F0017C00C0070000F0017C00C0070000F0017C00C00700",
      INIT_2C => X"00F001FCFFFF070000F001FCFFFF070000F001FCFFFF070000F001FCFFFF0700",
      INIT_2D => X"00F07F7C00C00F0000F0017C00C00F0000F0017C00C0070000F0017C00C00700",
      INIT_2E => X"00801F000000000000E03F000000000000E03F000000000000F07F0000C00F00",
      INIT_2F => X"00000000000000000000000000000000000000000000000000001C0000000000",
      INIT_30 => X"0000E00300000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000E003000000000000E003000000000000E003000000000000E00300000000",
      INIT_32 => X"0000E0030000C0070000E003000080030000E003000000010000E00300000000",
      INIT_33 => X"C0FFFFFFFF03FC030000E0030000F8070000E0030000F01F0000E0030000E00F",
      INIT_34 => X"C007E003E0C33F00C0FFFFFFFF837F00C0FFFFFFFF03FF00C0FFFFFFFF03FE01",
      INIT_35 => X"C007E003E0030600C007E003E0030700C007E003E0830F00C007E003E0C31F00",
      INIT_36 => X"C007E003E0030000C007E003E0030000C007E003E0030000C007E003E0030000",
      INIT_37 => X"C007E003E0030000C007E003E0030000C007E003E0030000C007E003E0030000",
      INIT_38 => X"C0FFFFFFFFE30700C007E003E0F30300C007E003E0C30300C007E003E0830300",
      INIT_39 => X"C0FFFFFFFF831F00C0FFFFFFFFC30F00C0FFFFFFFFC30F00C0FFFFFFFFE30700",
      INIT_3A => X"C007E003E0037E00C007E003E0033E00C007E003E0033F00C007E003E0031F00",
      INIT_3B => X"0000E0030000F8030000E0030000F8010000E0030000FC00E007E003E003FC00",
      INIT_3C => X"0000E0030000E01F0000E0030000E00F0000E0030000F0070000E0030000F003",
      INIT_3D => X"0000E003000080030000E003000080070000E0030000C01F0000E0030000C03F",
      INIT_3E => X"0000E003000000000000E003000000000000E003000000000000E00300000001",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000E00300000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000300000000000000000000000000000000000000000000000",
      INIT_03 => X"FC00FFFFFFFFFFFF3FFF000000000000FC00FFFFFFFFFFFF3FFF000000000000",
      INIT_04 => X"FC00FFFFFFFFFFFF3FFFFFC0FFFF03FFFC00FFFFFFFFFFFF3FFF000000000000",
      INIT_05 => X"0000FC00000F00000000FFC0FFFF03FF0000FC00000F00000000FFC0FFFF03FF",
      INIT_06 => X"0000FC00000F00000000FFC0FFFF03FF0000FC00000F00000000FFC0FFFF03FF",
      INIT_07 => X"0000FC00000FFFC00003FFC0000003FF0000FC00000FF0000003FFC0000003FF",
      INIT_08 => X"0000FC00000FFF000003FFC0000003FF0000FC00000FFF000003FFC0000003FF",
      INIT_09 => X"0000FC00000FFC00000FFFC0000003FF0000FC00000FFF00000FFFC0000003FF",
      INIT_0A => X"0000FC00000FF000003FFFC0000003FF0000FC00000FFC00000FFFC0000003FF",
      INIT_0B => X"0000FC00000FF000003FFFC0000003FF0000FC00000FF000003FFFC0000003FF",
      INIT_0C => X"0000FC00000FC00000FFFFC0000003FF0000FC00000FC00000FFFFC0000003FF",
      INIT_0D => X"FFF0FFFFFFFFFFFF0FFFFFC0000003FF0000FC00000FC00003FFFFC0000003FF",
      INIT_0E => X"FFF0FFFFFFFFFFFF03FFFFC0000003FFFFF0FFFFFFFFFFFF03FFFFC0000003FF",
      INIT_0F => X"0000FC00FC0F000F00FFFFC0000003FFFFF0FFFFFFFFFFFF00FFFFC0000003FF",
      INIT_10 => X"0000FC00FC0F003F0000FFC0000003FF0000FC00FC0F000F0000FFC0000003FF",
      INIT_11 => X"0000FC00F00F00FF0000FFC0000003FF0000FC00F00F003F0000FFC0000003FF",
      INIT_12 => X"0000FC00C00F03FF0000FFC0000003FF0000FC00F00F00FF0000FFC0000003FF",
      INIT_13 => X"0000FC00000F0FFF0000FFC0FFFF03FF0000FC00C00F03FF0000FFC0000003FF",
      INIT_14 => X"0000FC00000F3FFC0000FFC0FFFF03FF0000FC00000F0FFF0000FFC0FFFF03FF",
      INIT_15 => X"0000FC00000FFFF00000FFC0000003FF0000FC00000FFFFC0000FFC0FFFF03FF",
      INIT_16 => X"0000FC00000FFFC0000FFFC0000003FF0000FC00000FFFC00003FFC0000003FF",
      INIT_17 => X"0000FC00000FFC0000FFFFF0000003FF0000FC00000FFF00003FFFC0000003FF",
      INIT_18 => X"0000FC00000FF0000FFF0000000003FF0000FC00000FFC0003FFFFF0000003FF",
      INIT_19 => X"0000FC00000F0000FFFF0000000003FF0000FC00000FC0003FFF0000000003FF",
      INIT_1A => X"0000FC00000F0000FFF0003F000000000000FC00000F0000FFFC0003000003FF",
      INIT_1B => X"0000FC00FFFF0003FF0003FF000000000000FC00000F0000FFC000FF00000000",
      INIT_1C => X"0000FC00FFFF0000F000000F000000000000FC00FFFF0003FC00003F00000000",
      INIT_1D => X"0000C000FFFF000000000003000000000000F000FFFF0000C000000300000000",
      INIT_1E => X"00000000C0000000000000000000000000000000FFFC00000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000FFC003FF0000000000000000000000000000000000000000000000000000",
      INIT_23 => X"F0000FFFFFF00003C000FFFFFFFF00030000FFFFFFFF00000000FFFC0FFF0000",
      INIT_24 => X"FF00000FF00000FFFC00000FFC00003FFC00003FFC00003FF00000FFFF00000F",
      INIT_25 => X"FF000003C00003FFFF000003C00003FFFF000003C00000FFFF00000FF00000FF",
      INIT_26 => X"00000000000003FF00000000C00003FFFF000003C00003FFFF000003C00003FF",
      INIT_27 => X"0000000000000FFF0000000000000FFF0000000000000FFF0000000000000FFF",
      INIT_28 => X"FFC0FFFF00000FFFFFC0FFFF00000FFFFFC0FFFF00000FFFFFC0FFFF00000FFF",
      INIT_29 => X"FFC00003C00003FFFFC0000300000FFFFFC0000300000FFFFFC0FFFF00000FFF",
      INIT_2A => X"FFC00003F00003FFFFC00003C00003FFFFC00003C00003FFFFC00003C00003FF",
      INIT_2B => X"FFC0003FFF00003FFFC0000FFC00003FFFC00003F00000FFFFC00003F00000FF",
      INIT_2C => X"FFC0FFFCFFFF0000FFC0FFFFFFFF0003FFC0FFFFFFFF000FFFC000FFFFC0000F",
      INIT_2D => X"00000000000000000000000000000000FFC0FF0000FF0000FFC0FFF00FFF0000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000FFC00FFF0000000000000000000000000000000000000000000000000000",
      INIT_33 => X"F0003FFFFFF0003FC000FFFFFFFF000F0000FFFFFFFF00030000FFFC3FFF0000",
      INIT_34 => X"FF00000FF00003FFFC00003FF00000FFFC0000FFFC0000FFFC0003FFFF00003F",
      INIT_35 => X"FFC0000300000FFFFFC00003C00003FFFF000003C00003FFFF00000FC00003FF",
      INIT_36 => X"FFC0000300000FFFFFC0000300000FFFFFC0000300000FFFFFC0000300000FFF",
      INIT_37 => X"FFC0000300000FFFFFC0000300000FFFFFC0000300000FFFFFC0000300000FFF",
      INIT_38 => X"FFC0000300000FFFFFC0000300000FFFFFC0000300000FFFFFC0000300000FFF",
      INIT_39 => X"FFC0000300000FFFFFC0000300000FFFFFC0000300000FFFFFC0000300000FFF",
      INIT_3A => X"FF00000FC00003FFFFC00003C00003FFFFC00003000003FFFFC0000300000FFF",
      INIT_3B => X"FC0000FFFC0000FFFC00003FF00000FFFF00000FF00000FFFF00000FC00003FF",
      INIT_3C => X"0000FFFFFFFF0000C000FFFFFFFF0003F000FFFFFFFF000FF00003FFFF00003F",
      INIT_3D => X"000000000000000000000000000000000000FF0003FF00000000FFF03FFF0000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => addra_13_sn_1,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      O => addra_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000003E0000000000000000000000000000000000000000000000000000",
      INIT_01 => X"F0FFFF01003F000000000000003E000000000000003E000000000000003E0000",
      INIT_02 => X"E003F0F1FFFFFF1FE0FFFFF1FFFFFF1FE0FFFFF1FFFFFF1FF0FFFF01001F0000",
      INIT_03 => X"C007F00100000000C007F00100000000C007F00100000000C003F0F1FFFFFF1F",
      INIT_04 => X"000FF081FFFFFF01800FF081FFFFFF01800FF081FFFFFF01800FF00100000000",
      INIT_05 => X"003EF0810700F001001EF0810700F001001FF0810700F001001FF081FFFFFF01",
      INIT_06 => X"007CF081FFFFFF01007CF081FFFFFF01003CF081FFFFFF01003EF0810700F001",
      INIT_07 => X"007EF0010000000000FCF0010000000000F8F00100000000007CF081FFFFFF01",
      INIT_08 => X"C007F0C1FFFFFF07800FF0C1FFFFFF07001FF0C1FFFFFF07003FF00100000000",
      INIT_09 => X"F001F001FC030000F001F001FF000000E003F0C1FFFFFF07C007F0C1FFFFFF07",
      INIT_0A => X"F800F031001F0000F800F001001F0000F800F001C01F0000F800F001F00F0000",
      INIT_0B => X"F800F0E1FFFFFF0FF800F0E1FFFF0700F800F0E1FF1F00007800F0F10F1F0000",
      INIT_0C => X"E07FF001001F0003F0FFF001001FF807F0FFF00100FFFF07F801F001C0FFFF07",
      INIT_0D => X"0000F001001F0000003CF001001F0000003FF001001F0000C07FF001001F0000",
      INIT_0E => X"0000F00100FE03000000F00100FF03000000F00100FF07000000F001003F0000",
      INIT_0F => X"000000000000000000000000000000000000F00100E001000000F00100FC0300",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"00FCFFFFFFFF3F00000000000000000000000000000000000000000000000000",
      INIT_12 => X"00FC0F000000000000FCFFFFFFFF3F0000FCFFFFFFFF3F0000FCFFFFFFFF3F00",
      INIT_13 => X"0000FC03000000000000FF010000000000C07F000000000000F03F0000000000",
      INIT_14 => X"000000FE03000000000080FF000000000000C03F000000000000F00F00000000",
      INIT_15 => X"000000E007000000000000E007000000000000F007000000000000FC07000000",
      INIT_16 => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_17 => X"F8FFFFFFFFFFFF1FF8FFFFFFFFFFFF1FF8FFFFFFFFFFFF1F000000E007000000",
      INIT_18 => X"000000E007000000000000E007000000000000E007000000F8FFFFFFFFFFFF1F",
      INIT_19 => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1A => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1B => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1C => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1D => X"000000C0FF070000000000C00F000000000000C007000000000000E007000000",
      INIT_1E => X"00000000FC01000000000080FF030000000000C0FF030000000000C0FF030000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"000000E007000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"000000C007000000000000C007000000000000C007000000000000E007000000",
      INIT_22 => X"E0FFFFFFFFFFFF03E0FFFFFFFFFFFF03E0FFFFFFFFFFFF03000000C007000000",
      INIT_23 => X"000000E03F000000000000001F000000000000801F000000E0FFFFFFFFFFFF03",
      INIT_24 => X"00C0FF3FF83F00000000FEFFFF0700000000E0FFFF010000000000FE7F000000",
      INIT_25 => X"00F8010000F8FF0000FC0F0000FFFF0000FE7F00C0FFFF0100F8FF03E0FF0700",
      INIT_26 => X"FCFFFFFFFFFFFF3F00000000000030000010000000007E000078000000C07F00",
      INIT_27 => X"FCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3F",
      INIT_28 => X"00F001000000000000F001000000000000F001000000000000F0010000000000",
      INIT_29 => X"00F001FCFFFF070000F001FCFFFF070000F001FCFFFF0F0000F001FCFFFF0F00",
      INIT_2A => X"00F0017C00C0070000F0017C00C0070000F0017C00C0070000F0017C00C00700",
      INIT_2B => X"00F0017C00C0070000F0017C00C0070000F0017C00C0070000F0017C00C00700",
      INIT_2C => X"00F001FCFFFF070000F001FCFFFF070000F001FCFFFF070000F001FCFFFF0700",
      INIT_2D => X"00F07F7C00C00F0000F0017C00C00F0000F0017C00C0070000F0017C00C00700",
      INIT_2E => X"00801F000000000000E03F000000000000E03F000000000000F07F0000C00F00",
      INIT_2F => X"00000000000000000000000000000000000000000000000000001C0000000000",
      INIT_30 => X"0000E00300000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000E003000000000000E003000000000000E003000000000000E00300000000",
      INIT_32 => X"0000E0030000C0070000E003000080030000E003000000010000E00300000000",
      INIT_33 => X"C0FFFFFFFF03FC030000E0030000F8070000E0030000F01F0000E0030000E00F",
      INIT_34 => X"C007E003E0C33F00C0FFFFFFFF837F00C0FFFFFFFF03FF00C0FFFFFFFF03FE01",
      INIT_35 => X"C007E003E0030600C007E003E0030700C007E003E0830F00C007E003E0C31F00",
      INIT_36 => X"C007E003E0030000C007E003E0030000C007E003E0030000C007E003E0030000",
      INIT_37 => X"C007E003E0030000C007E003E0030000C007E003E0030000C007E003E0030000",
      INIT_38 => X"C0FFFFFFFFE30700C007E003E0F30300C007E003E0C30300C007E003E0830300",
      INIT_39 => X"C0FFFFFFFF831F00C0FFFFFFFFC30F00C0FFFFFFFFC30F00C0FFFFFFFFE30700",
      INIT_3A => X"C007E003E0037E00C007E003E0033E00C007E003E0033F00C007E003E0031F00",
      INIT_3B => X"0000E0030000F8030000E0030000F8010000E0030000FC00E007E003E003FC00",
      INIT_3C => X"0000E0030000E01F0000E0030000E00F0000E0030000F0070000E0030000F003",
      INIT_3D => X"0000E003000080030000E003000080070000E0030000C01F0000E0030000C03F",
      INIT_3E => X"0000E003000000000000E003000000000000E003000000000000E00300000001",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000E00300000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"001F000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"001F1F1F1F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_0D => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_0E => X"001F1F1F1F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_0F => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_10 => X"001F1F1F1F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_11 => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_12 => X"001F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_13 => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_14 => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_15 => X"00000000000000001F1F1F00000000000000000000001F1F0000000000000000",
      INIT_16 => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_17 => X"00000000000000001F1F1F00000000000000000000001F1F0000000000000000",
      INIT_18 => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_19 => X"00000000000000001F1F1F00000000000000000000001F1F0000000000000000",
      INIT_1A => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_1B => X"00000000000000001F1F1F00000000000000000000001F1F0000000000000000",
      INIT_1C => X"000000000000001F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_1D => X"00000000000000001F1F1F00000000000000000000001F1F1F1F000000000000",
      INIT_1E => X"000000000000001F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_1F => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F1F000000",
      INIT_20 => X"000000000000001F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_21 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F00000000",
      INIT_22 => X"000000000000001F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_23 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F00000000",
      INIT_24 => X"0000000000001F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_25 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F00000000",
      INIT_26 => X"0000000000001F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_27 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F0000000000",
      INIT_28 => X"0000000000001F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_29 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F0000000000",
      INIT_2A => X"00000000001F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_2B => X"00000000000000001F1F1F00000000000000000000001F1F1F1F000000000000",
      INIT_2C => X"00000000001F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_2D => X"00000000000000001F1F1F00000000000000000000001F1F1F1F000000000000",
      INIT_2E => X"00000000001F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_2F => X"00000000000000001F1F1F00000000000000000000001F1F1F1F000000000000",
      INIT_30 => X"000000001F1F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_31 => X"00000000000000001F1F1F00000000000000000000001F1F1F00000000000000",
      INIT_32 => X"000000001F1F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_33 => X"00000000000000001F1F1F00000000000000000000001F1F1F00000000000000",
      INIT_34 => X"0000001F1F1F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_35 => X"00000000000000001F1F1F00000000000000000000001F1F1F00000000000000",
      INIT_36 => X"00001F1F1F1F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_37 => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_38 => X"0000001F1F1F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_39 => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3A => X"0000001F1F1F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_3B => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3C => X"000000001F1F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_3D => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3E => X"000000001F1F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_3F => X"00000000000000001F1F1F00000000001F1F1F0000001F1F0000000000001F1F",
      INIT_40 => X"00000000000000001F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_41 => X"00000000000000001F1F1F00000000001F1F1F0000001F1F0000000000001F1F",
      INIT_42 => X"00000000000000001F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_43 => X"00000000000000001F1F1F00000000001F1F1F0000001F1F00000000001F1F1F",
      INIT_44 => X"00000000000000001F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_45 => X"00000000000000001F1F1F00000000001F1F000000001F1F00000000001F1F1F",
      INIT_46 => X"00000000000000001F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_47 => X"00000000000000001F1F1F00000000001F1F000000001F1F000000001F1F1F1F",
      INIT_48 => X"00000000000000001F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_49 => X"00000000000000001F1F1F00000000001F1F000000001F1F000000001F1F1F1F",
      INIT_4A => X"00000000000000001F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_4B => X"00000000000000001F1F1F00000000001F00000000001F1F0000001F1F1F1F1F",
      INIT_4C => X"00000000000000001F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_4D => X"00000000000000001F1F1F00000000001F00000000001F1F0000001F1F1F1F1F",
      INIT_4E => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_4F => X"00000000000000001F1F1F00000000000000000000001F1F00001F1F1F1F1F1F",
      INIT_50 => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_51 => X"00000000000000001F1F1F00000000000000000000001F1F00001F1F1F1F1F1F",
      INIT_52 => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_53 => X"00000000000000001F1F1F00000000000000000000001F1F001F1F1F1F1F1F00",
      INIT_54 => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_55 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F1F1F1F00",
      INIT_56 => X"00000000000000001F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_57 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F1F1F0000",
      INIT_58 => X"000000000000001F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_59 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F1F000000",
      INIT_5A => X"0000000000001F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_5B => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F1F000000",
      INIT_5C => X"00000000001F1F1F1F1F1F1F1F00000000000000000000000000001F1F1F1F1F",
      INIT_5D => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F1F00000000",
      INIT_5E => X"000000001F1F1F1F1F1F1F1F1F1F000000000000000000000000001F1F1F1F1F",
      INIT_5F => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F0000000000",
      INIT_60 => X"0000001F1F1F1F1F1F1F1F1F1F1F000000000000000000000000001F1F1F1F1F",
      INIT_61 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F1F0000000000",
      INIT_62 => X"00001F1F1F1F1F1F000000000000000000000000000000000000001F1F1F1F1F",
      INIT_63 => X"00000000000000001F1F1F00000000000000000000001F1F1F1F000000000000",
      INIT_64 => X"001F1F1F1F1F1F1F000000000000000000000000000000000000001F1F1F1F1F",
      INIT_65 => X"00000000000000001F1F1F00000000000000000000001F1F1F00000000000000",
      INIT_66 => X"1F1F1F1F1F1F1F1F000000000000000000000000000000000000001F1F1F1F1F",
      INIT_67 => X"00000000000000001F1F1F00000000000000000000001F1F0000000000000000",
      INIT_68 => X"1F1F1F1F1F1F1F00000000000000001F00000000000000000000001F1F1F1F1F",
      INIT_69 => X"00000000000000001F1F1F00000000000000000000001F1F0000000000000000",
      INIT_6A => X"1F1F1F1F1F1F000000000000001F1F1F00000000000000000000000000000000",
      INIT_6B => X"00000000000000001F1F1F00000000000000000000001F1F0000000000000000",
      INIT_6C => X"1F1F1F1F1F000000000000001F1F1F1F00000000000000000000000000000000",
      INIT_6D => X"00000000000000001F1F1F00000000000000000000001F1F0000000000000000",
      INIT_6E => X"1F1F1F1F000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_6F => X"00000000000000001F1F1F00000000001F1F1F1F1F1F1F1F000000000000001F",
      INIT_70 => X"1F1F1F000000000000000000001F1F1F00000000000000000000000000000000",
      INIT_71 => X"00000000000000001F1F1F00000000001F1F1F1F1F1F1F1F000000000000001F",
      INIT_72 => X"1F1F0000000000000000000000001F1F00000000000000000000000000000000",
      INIT_73 => X"00000000000000001F1F1F00000000001F1F1F1F1F1F1F1F0000000000000000",
      INIT_74 => X"1F00000000000000000000000000001F00000000000000000000000000000000",
      INIT_75 => X"00000000000000001F1F0000000000001F1F1F1F1F1F1F1F0000000000000000",
      INIT_76 => X"0000000000000000000000000000001F00000000000000000000000000000000",
      INIT_77 => X"00000000000000001F000000000000001F1F1F1F1F1F1F1F0000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"000000000000000000000000000000001F1F1F1F1F1F1F000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"000000000000000000000000000000001F000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"00000000000000001F1F1F1F1F0000000000001F1F1F1F1F0000000000000000",
      INIT_0C => X"00000000000000001F1F1F1F1F1F1F0000001F1F1F1F1F1F0000000000000000",
      INIT_0D => X"00000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000000000",
      INIT_0E => X"1F000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_0F => X"1F1F00000000000000001F1F1F1F1F1F1F1F1F1F1F1F0000000000000000001F",
      INIT_10 => X"1F1F000000000000000000001F1F1F1F1F1F1F1F000000000000000000001F1F",
      INIT_11 => X"1F1F1F000000000000000000001F1F1F1F1F1F000000000000000000001F1F1F",
      INIT_12 => X"1F1F1F00000000000000000000001F1F1F1F1F000000000000000000001F1F1F",
      INIT_13 => X"1F1F1F1F000000000000000000001F1F1F1F000000000000000000001F1F1F1F",
      INIT_14 => X"1F1F1F1F000000000000000000001F1F1F1F000000000000000000001F1F1F1F",
      INIT_15 => X"1F1F1F1F00000000000000000000001F1F00000000000000000000001F1F1F1F",
      INIT_16 => X"1F1F1F1F00000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_17 => X"1F1F1F1F00000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_18 => X"1F1F1F1F00000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_19 => X"1F1F1F1F00000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_1A => X"000000000000000000000000000000001F000000000000000000001F1F1F1F1F",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000001F1F1F1F1F",
      INIT_1C => X"00000000000000000000000000000000000000000000000000001F1F1F1F1F1F",
      INIT_1D => X"00000000000000000000000000000000000000000000000000001F1F1F1F1F1F",
      INIT_1E => X"00000000000000000000000000000000000000000000000000001F1F1F1F1F1F",
      INIT_1F => X"00000000000000000000000000000000000000000000000000001F1F1F1F1F1F",
      INIT_20 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F000000000000000000001F1F1F1F1F1F",
      INIT_21 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F000000000000000000001F1F1F1F1F1F",
      INIT_22 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F000000000000000000001F1F1F1F1F1F",
      INIT_23 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F000000000000000000001F1F1F1F1F1F",
      INIT_24 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F000000000000000000001F1F1F1F1F1F",
      INIT_25 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_26 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_27 => X"1F1F1F1F1F000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_28 => X"1F1F1F1F1F000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_29 => X"1F1F1F1F1F000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_2A => X"1F1F1F1F1F000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_2B => X"1F1F1F1F1F000000000000000000001F1F1F0000000000000000001F1F1F1F1F",
      INIT_2C => X"1F1F1F1F1F000000000000000000001F1F1F000000000000000000001F1F1F1F",
      INIT_2D => X"1F1F1F1F1F000000000000000000001F1F1F000000000000000000001F1F1F1F",
      INIT_2E => X"1F1F1F1F1F0000000000000000001F1F1F1F1F000000000000000000001F1F1F",
      INIT_2F => X"1F1F1F1F1F00000000000000001F1F1F1F1F1F1F0000000000000000001F1F1F",
      INIT_30 => X"1F1F1F1F1F000000000000001F1F1F1F1F1F1F1F1F0000000000000000001F1F",
      INIT_31 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000001F1F",
      INIT_32 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_33 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F001F1F1F1F1F1F1F1F0000000000000000",
      INIT_34 => X"1F1F1F1F1F0000001F1F1F1F1F1F000000001F1F1F1F1F1F0000000000000000",
      INIT_35 => X"1F1F1F1F1F0000001F1F1F1F00000000000000001F1F1F1F0000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"00000000000000001F1F1F1F1F00000000001F1F1F1F1F1F0000000000000000",
      INIT_4C => X"00000000000000001F1F1F1F1F1F1F00001F1F1F1F1F1F1F0000000000000000",
      INIT_4D => X"00000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_4E => X"1F000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000001F1F",
      INIT_4F => X"1F1F000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F1F1F",
      INIT_50 => X"1F1F1F00000000000000001F1F1F1F1F1F1F1F1F0000000000000000001F1F1F",
      INIT_51 => X"1F1F1F0000000000000000001F1F1F1F1F1F1F0000000000000000001F1F1F1F",
      INIT_52 => X"1F1F1F000000000000000000001F1F1F1F1F000000000000000000001F1F1F1F",
      INIT_53 => X"1F1F1F1F000000000000000000001F1F1F1F0000000000000000001F1F1F1F1F",
      INIT_54 => X"1F1F1F1F000000000000000000001F1F1F000000000000000000001F1F1F1F1F",
      INIT_55 => X"1F1F1F1F00000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_56 => X"1F1F1F1F1F000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_57 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_58 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_59 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_5A => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_5B => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_5C => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_5D => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_5E => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_5F => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_60 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_61 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_62 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_63 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_64 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_65 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_66 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_67 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_68 => X"1F1F1F1F1F000000000000000000001F000000000000000000001F1F1F1F1F1F",
      INIT_69 => X"1F1F1F1F1F000000000000000000001F00000000000000000000001F1F1F1F1F",
      INIT_6A => X"1F1F1F1F1F000000000000000000001F1F000000000000000000001F1F1F1F1F",
      INIT_6B => X"1F1F1F1F000000000000000000001F1F1F000000000000000000001F1F1F1F1F",
      INIT_6C => X"1F1F1F1F000000000000000000001F1F1F000000000000000000001F1F1F1F1F",
      INIT_6D => X"1F1F1F1F000000000000000000001F1F1F1F000000000000000000001F1F1F1F",
      INIT_6E => X"1F1F1F000000000000000000001F1F1F1F1F000000000000000000001F1F1F1F",
      INIT_6F => X"1F1F1F0000000000000000001F1F1F1F1F1F1F0000000000000000001F1F1F1F",
      INIT_70 => X"1F1F0000000000000000001F1F1F1F1F1F1F1F1F0000000000000000001F1F1F",
      INIT_71 => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000001F1F",
      INIT_72 => X"1F000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_73 => X"00000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000000000",
      INIT_74 => X"00000000000000001F1F1F1F1F1F0000001F1F1F1F1F1F1F0000000000000000",
      INIT_75 => X"00000000000000001F1F1F1F000000000000001F1F1F1F1F0000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000003E0000000000000000000000000000000000000000000000000000",
      INIT_01 => X"F0FFFF01003F000000000000003E000000000000003E000000000000003E0000",
      INIT_02 => X"E003F0F1FFFFFF1FE0FFFFF1FFFFFF1FE0FFFFF1FFFFFF1FF0FFFF01001F0000",
      INIT_03 => X"C007F00100000000C007F00100000000C007F00100000000C003F0F1FFFFFF1F",
      INIT_04 => X"000FF081FFFFFF01800FF081FFFFFF01800FF081FFFFFF01800FF00100000000",
      INIT_05 => X"003EF0810700F001001EF0810700F001001FF0810700F001001FF081FFFFFF01",
      INIT_06 => X"007CF081FFFFFF01007CF081FFFFFF01003CF081FFFFFF01003EF0810700F001",
      INIT_07 => X"007EF0010000000000FCF0010000000000F8F00100000000007CF081FFFFFF01",
      INIT_08 => X"C007F0C1FFFFFF07800FF0C1FFFFFF07001FF0C1FFFFFF07003FF00100000000",
      INIT_09 => X"F001F001FC030000F001F001FF000000E003F0C1FFFFFF07C007F0C1FFFFFF07",
      INIT_0A => X"F800F031001F0000F800F001001F0000F800F001C01F0000F800F001F00F0000",
      INIT_0B => X"F800F0E1FFFFFF0FF800F0E1FFFF0700F800F0E1FF1F00007800F0F10F1F0000",
      INIT_0C => X"E07FF001001F0003F0FFF001001FF807F0FFF00100FFFF07F801F001C0FFFF07",
      INIT_0D => X"0000F001001F0000003CF001001F0000003FF001001F0000C07FF001001F0000",
      INIT_0E => X"0000F00100FE03000000F00100FF03000000F00100FF07000000F001003F0000",
      INIT_0F => X"000000000000000000000000000000000000F00100E001000000F00100FC0300",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"00FCFFFFFFFF3F00000000000000000000000000000000000000000000000000",
      INIT_12 => X"00FC0F000000000000FCFFFFFFFF3F0000FCFFFFFFFF3F0000FCFFFFFFFF3F00",
      INIT_13 => X"0000FC03000000000000FF010000000000C07F000000000000F03F0000000000",
      INIT_14 => X"000000FE03000000000080FF000000000000C03F000000000000F00F00000000",
      INIT_15 => X"000000E007000000000000E007000000000000F007000000000000FC07000000",
      INIT_16 => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_17 => X"F8FFFFFFFFFFFF1FF8FFFFFFFFFFFF1FF8FFFFFFFFFFFF1F000000E007000000",
      INIT_18 => X"000000E007000000000000E007000000000000E007000000F8FFFFFFFFFFFF1F",
      INIT_19 => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1A => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1B => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1C => X"000000E007000000000000E007000000000000E007000000000000E007000000",
      INIT_1D => X"000000C0FF070000000000C00F000000000000C007000000000000E007000000",
      INIT_1E => X"00000000FC01000000000080FF030000000000C0FF030000000000C0FF030000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"000000E007000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"000000C007000000000000C007000000000000C007000000000000E007000000",
      INIT_22 => X"E0FFFFFFFFFFFF03E0FFFFFFFFFFFF03E0FFFFFFFFFFFF03000000C007000000",
      INIT_23 => X"000000E03F000000000000001F000000000000801F000000E0FFFFFFFFFFFF03",
      INIT_24 => X"00C0FF3FF83F00000000FEFFFF0700000000E0FFFF010000000000FE7F000000",
      INIT_25 => X"00F8010000F8FF0000FC0F0000FFFF0000FE7F00C0FFFF0100F8FF03E0FF0700",
      INIT_26 => X"FCFFFFFFFFFFFF3F00000000000030000010000000007E000078000000C07F00",
      INIT_27 => X"FCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3FFCFFFFFFFFFFFF3F",
      INIT_28 => X"00F001000000000000F001000000000000F001000000000000F0010000000000",
      INIT_29 => X"00F001FCFFFF070000F001FCFFFF070000F001FCFFFF0F0000F001FCFFFF0F00",
      INIT_2A => X"00F0017C00C0070000F0017C00C0070000F0017C00C0070000F0017C00C00700",
      INIT_2B => X"00F0017C00C0070000F0017C00C0070000F0017C00C0070000F0017C00C00700",
      INIT_2C => X"00F001FCFFFF070000F001FCFFFF070000F001FCFFFF070000F001FCFFFF0700",
      INIT_2D => X"00F07F7C00C00F0000F0017C00C00F0000F0017C00C0070000F0017C00C00700",
      INIT_2E => X"00801F000000000000E03F000000000000E03F000000000000F07F0000C00F00",
      INIT_2F => X"00000000000000000000000000000000000000000000000000001C0000000000",
      INIT_30 => X"0000E00300000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000E003000000000000E003000000000000E003000000000000E00300000000",
      INIT_32 => X"0000E0030000C0070000E003000080030000E003000000010000E00300000000",
      INIT_33 => X"C0FFFFFFFF03FC030000E0030000F8070000E0030000F01F0000E0030000E00F",
      INIT_34 => X"C007E003E0C33F00C0FFFFFFFF837F00C0FFFFFFFF03FF00C0FFFFFFFF03FE01",
      INIT_35 => X"C007E003E0030600C007E003E0030700C007E003E0830F00C007E003E0C31F00",
      INIT_36 => X"C007E003E0030000C007E003E0030000C007E003E0030000C007E003E0030000",
      INIT_37 => X"C007E003E0030000C007E003E0030000C007E003E0030000C007E003E0030000",
      INIT_38 => X"C0FFFFFFFFE30700C007E003E0F30300C007E003E0C30300C007E003E0830300",
      INIT_39 => X"C0FFFFFFFF831F00C0FFFFFFFFC30F00C0FFFFFFFFC30F00C0FFFFFFFFE30700",
      INIT_3A => X"C007E003E0037E00C007E003E0033E00C007E003E0033F00C007E003E0031F00",
      INIT_3B => X"0000E0030000F8030000E0030000F8010000E0030000FC00E007E003E003FC00",
      INIT_3C => X"0000E0030000E01F0000E0030000E00F0000E0030000F0070000E0030000F003",
      INIT_3D => X"0000E003000080030000E003000080070000E0030000C01F0000E0030000C03F",
      INIT_3E => X"0000E003000000000000E003000000000000E003000000000000E00300000001",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000E00300000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"E0FFFFFF7F000000E0FFFFFF7F00000000000000400000000000000000000000",
      INIT_42 => X"00E0030000F8FF1F00E0030000F8FF1FE0FFFFFF7FF8FF1FE0FFFFFF7F000000",
      INIT_43 => X"00E003F801F8001F00E003C001F8001F00E0030000F8FF1F00E0030000F8FF1F",
      INIT_44 => X"00E003E003F8001F00E003F003F8001F00E003F001F8001F00E003F001F8001F",
      INIT_45 => X"00E003C007F8001F00E003C007F8001F00E003C007F8001F00E003E003F8001F",
      INIT_46 => X"FCFFFFFF3FF8001F00E003801FF8001F00E003800FF8001F00E003800FF8001F",
      INIT_47 => X"00E0E3030FF8001FFCFFFFFF0FF8001FFCFFFFFF1FF8001FFCFFFFFF1FF8001F",
      INIT_48 => X"00E0C30F00F8001F00E0C30700F8001F00E0E30700F8001F00E0E30300F8001F",
      INIT_49 => X"00E0033F00F8FF1F00E0831F00F8001F00E0831F00F8001F00E0C30F00F8001F",
      INIT_4A => X"00E003FC00F8001F00E003FE00F8FF1F00E0037E00F8FF1F00E0033F00F8FF1F",
      INIT_4B => X"00E003E00FFC001F00E003F007F8001F00E003F803F8001F00E003F801F8001F",
      INIT_4C => X"00E00300FF00001F00E003807F00001F00E003C03F00001F00E003E01FFC001F",
      INIT_4D => X"00E0FF01F01F000000E00300F80F000000E00300FC07000000E00300FE01001F",
      INIT_4E => X"0080FF000001000000C0FF008001000000E0FF00C003000000E0FF01E0070000",
      INIT_4F => X"0000000000000000000000000000000000008000000000000000FE0000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"C03FFC0180FFFF0100FFFF0000FE3F0000F81F00000000000000000000000000",
      INIT_52 => X"F001801FF001801FF001800FF003C00FF003C00FE003E007E007E007C00FF003",
      INIT_53 => X"0000003F0000003F0000003F0000003F0000001F0000801FF001801FF001801F",
      INIT_54 => X"F801801FF801003FF801003FF8FF003FF8FF003FF8FF003FF8FF003FF8FF003F",
      INIT_55 => X"F807F007F803E007F801C00FF801C00FF801C01FF801801FF801801FF801801F",
      INIT_56 => X"0000000000000000F8F00F00F8FC3F00F8FEFF00F8FFFF01F8FFFF03F80FF803",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"C07FFC0780FFFF0300FFFF0100FE7F0000F83F00000000000000000000000000",
      INIT_5A => X"F801003FF801801FF001801FF003801FF003C01FE007C00FE00FE00FE01FF007",
      INIT_5B => X"F801003FF801003FF801003FF801003FF801003FF801003FF801003FF801003F",
      INIT_5C => X"F801003FF801003FF801003FF801003FF801003FF801003FF801003FF801003F",
      INIT_5D => X"E00FE00FE007C00FF003C00FF003801FF003801FF801801FF801001FF801003F",
      INIT_5E => X"000000000000000000F01F0000FC7F0000FFFF0080FFFF01C0FFFF03C01FF007",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sp_1 <= addra_14_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(14),
      O => addra_14_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"000000000000000000000FFC0000000000000000000000000000000000000000",
      INIT_02 => X"000000000000000000000FFC00000000000000000000000000000FFC00000000",
      INIT_03 => X"FF00FFFFFFFF000300000FFF00000000000000000000000000000FFC00000000",
      INIT_04 => X"FC00FFFFFFFFFF03FFFFFFFFFFFF03FFFF00FFFFFFFF0003000003FF00000000",
      INIT_05 => X"FC00000FFF00FF03FFFFFFFFFFFF03FFFC00FFFFFFFFFF03FFFFFFFFFFFF03FF",
      INIT_06 => X"F000003FFF0000030000000000000000F000000FFF00FF03FFFFFFFFFFFF03FF",
      INIT_07 => X"F000003FFF0000030000000000000000F000003FFF0000030000000000000000",
      INIT_08 => X"C00000FFFF00C003FFFFFFFFFFFF0003C00000FFFF0000030000000000000000",
      INIT_09 => X"000000FFFF00C003FFFFFFFFFFFF0003C00000FFFF00C003FFFFFFFFFFFF0003",
      INIT_0A => X"000003FFFF00C003003F0000FF000003000003FFFF00C003FFFFFFFFFFFF0003",
      INIT_0B => X"00000FFCFF00C003003F0000FF000003000003FCFF00C003003F0000FF000003",
      INIT_0C => X"00000FF0FF00C003FFFFFFFFFFFF000300000FFCFF00C003003F0000FF000003",
      INIT_0D => X"00003FF0FF00C003FFFFFFFFFFFF000300003FF0FF00C003FFFFFFFFFFFF0003",
      INIT_0E => X"0000FFC0FF000003000000000000000000003FF0FF00C003FFFFFFFFFFFF0003",
      INIT_0F => X"00003FFCFF00000300000000000000000000FFF0FF0000030000000000000000",
      INIT_10 => X"000003FFFF00F003FFFFFFFFFFFF003F00000FFFFF0000030000000000000000",
      INIT_11 => X"F000003FFF00F003FFFFFFFFFFFF003FC00000FFFF00F003FFFFFFFFFFFF003F",
      INIT_12 => X"FC00000FFF00F003FFFFFFFFFFFF003FF000003FFF00F003FFFFFFFFFFFF003F",
      INIT_13 => X"FF000003FF000003FFF0000F00000000FF000003FF000003FFFF000000000000",
      INIT_14 => X"FFC00000FF000003F00003FF00000000FFC00000FF000003FF0000FF00000000",
      INIT_15 => X"FFC00000FF000F03000003FF00000000FFC00000FF000003000003FF00000000",
      INIT_16 => X"FFC00000FF00FC03FFFF03FF000000003FC00000FF00FF0300FF03FF00000000",
      INIT_17 => X"FFC00000FF00FC03FFFFFFFFFFFF00FFFFC00000FF00FC03FFFFFFFF003F0000",
      INIT_18 => X"FF00FFFFFF0000030000FFFFFFFF003FFFC00003FF000003F000FFFFFFFF003F",
      INIT_19 => X"FC003FFFFF000003000003FF0000000FFF00FFFFFF000003000003FFFFC0003F",
      INIT_1A => X"00000FFFFF000003000003FF00000000F0003FFFFF000003000003FF00000000",
      INIT_1B => X"00000000FF000003000003FF0000000000000FF0FF000003000003FF00000000",
      INIT_1C => X"00000000FF0000030000FFFF003F000000000000FF00000300000FFF00000000",
      INIT_1D => X"00000000FF0000030000FFFC000F000000000000FF0000030000FFFF000F0000",
      INIT_1E => X"00000000FF0000030000FC000003000000000000FF0000030000FFF0000F0000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000FFF0FFFFFFFFFFFFFFFF0FFF000000000000000000000000000000000000",
      INIT_24 => X"0000FFF0FFFFFFFFFFFFFFFF0FFF00000000FFF0FFFFFFFFFFFFFFFF0FFF0000",
      INIT_25 => X"0000FFF000FF000000000000000000000000FFF0FFFFFFFFFFFFFFFF0FFF0000",
      INIT_26 => X"0000F0003FFF000000000000000000000000FF000FFF00000000000000000000",
      INIT_27 => X"00000000FFF0000F000000000000000000000000FFFF00030000000000000000",
      INIT_28 => X"00000000F0000FFF000000000000000000000000FF0000FF0000000000000000",
      INIT_29 => X"000000000000FFFC000F00000000000000000000C000FFFF0000000000000000",
      INIT_2A => X"000000000000FF00003F000000000000000000000000FFF0003F000000000000",
      INIT_2B => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_2C => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_2D => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_2E => X"FFC0FFFFFFFFFFFFFFFFFFFFFFFF03FF000000000000FC00003F000000000000",
      INIT_2F => X"FFC0FFFFFFFFFFFFFFFFFFFFFFFF03FFFFC0FFFFFFFFFFFFFFFFFFFFFFFF03FF",
      INIT_30 => X"000000000000FC00003F000000000000FFC0FFFFFFFFFFFFFFFFFFFFFFFF03FF",
      INIT_31 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_32 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_33 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_34 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_35 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_36 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_37 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_38 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_39 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_3A => X"000000000000F000003F000000000000000000000000FC00003F000000000000",
      INIT_3B => X"000000000000F000FFFF003F00000000000000000000F00000FF000000000000",
      INIT_3C => X"000000000000F000FFFF000F00000000000000000000F000FFFF000F00000000",
      INIT_3D => X"0000000000000000FFF0000300000000000000000000C000FFFF000F00000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"000000000000FC00003F00000000000000000000000000000000000000000000",
      INIT_42 => X"000000000000F000003F000000000000000000000000FC00003F000000000000",
      INIT_43 => X"000000000000F000003F000000000000000000000000F000003F000000000000",
      INIT_44 => X"FC00FFFFFFFFFFFFFFFFFFFFFFFF000F000000000000F000003F000000000000",
      INIT_45 => X"FC00FFFFFFFFFFFFFFFFFFFFFFFF000FFC00FFFFFFFFFFFFFFFFFFFFFFFF000F",
      INIT_46 => X"000000000000C00003FF000000000000FC00FFFFFFFFFFFFFFFFFFFFFFFF000F",
      INIT_47 => X"000000000000FC000FFF000000000000000000000000000003FF000000000000",
      INIT_48 => X"00000000FC00FFFFFFFF000300000000000000000000FFFC3FFF000000000000",
      INIT_49 => X"0000F000FFFF0FFFFFC00FFF0000000000000000FFFCFFFFFFFF003F00000000",
      INIT_4A => X"0000FFFC3FFF0000F000FFFFFFFF00030000FFC0FFFF000FFC00FFFF003F0000",
      INIT_4B => X"0000FFC0000300000000FFC0FFFF00000000FFF000FF00000000FFFFFFFF0000",
      INIT_4C => X"0000030000000000000000003FFC000000003FC0000000000000F0003FFF0000",
      INIT_4D => X"FFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFF0000000000000000000000000F000000",
      INIT_4E => X"FFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFF",
      INIT_4F => X"FFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFF",
      INIT_50 => X"0000FF000003000000000000000000000000FF00000300000000000000000000",
      INIT_51 => X"0000FF000003000000000000000000000000FF00000300000000000000000000",
      INIT_52 => X"0000FF000003FFF0FFFFFFFF00FF00000000FF000003FFF0FFFFFFFF00FF0000",
      INIT_53 => X"0000FF000003FFF0FFFFFFFF003F00000000FF000003FFF0FFFFFFFF003F0000",
      INIT_54 => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_55 => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_56 => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_57 => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_58 => X"0000FF000003FFF0FFFFFFFF003F00000000FF000003FFF0FFFFFFFF003F0000",
      INIT_59 => X"0000FF000003FFF0FFFFFFFF003F00000000FF000003FFF0FFFFFFFF003F0000",
      INIT_5A => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_5B => X"0000FF003FFF3FF00000F00000FF00000000FF0000033FF00000F00000FF0000",
      INIT_5C => X"0000FC000FFF000000000000000000000000FF003FFF00000000F00000FF0000",
      INIT_5D => X"0000C00003FF000000000000000000000000FC000FFF00000000000000000000",
      INIT_5E => X"000000000000000000000000000000000000000003F000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"00000000FC00000F000000000000000000000000000000000000000000000000",
      INIT_62 => X"00000000FC00000F000000000000000000000000FC00000F0000000000000000",
      INIT_63 => X"00000000FC00000F000000000000000000000000FC00000F0000000000000000",
      INIT_64 => X"00000000FC00000F000000000000000300000000FC00000F0000000000000000",
      INIT_65 => X"00000000FC00000F00000000F000003F00000000FC00000F00000000C000000F",
      INIT_66 => X"00000000FC00000F00000000FF0003FF00000000FC00000F00000000FC0000FF",
      INIT_67 => X"F000FFFFFFFFFFFFFFFF000FFFF0000F00000000FC00000F00000000FFC0003F",
      INIT_68 => X"F000FFFFFFFFFFFFFFFF000FFFFF0000F000FFFFFFFFFFFFFFFF000FFFFC0003",
      INIT_69 => X"F000003FFC00000FFC00F00F0FFF0000F000FFFFFFFFFFFFFFFFC00F3FFF0000",
      INIT_6A => X"F000003FFC00000FFC00C00F00FF0000F000003FFC00000FFC00F00F03FF0000",
      INIT_6B => X"F000003FFC00000FFC00000F003C0000F000003FFC00000FFC00000F003F0000",
      INIT_6C => X"F000003FFC00000FFC00000F00000000F000003FFC00000FFC00000F00000000",
      INIT_6D => X"F000003FFC00000FFC00000F00000000F000003FFC00000FFC00000F00000000",
      INIT_6E => X"F000003FFC00000FFC00000F00000000F000003FFC00000FFC00000F00000000",
      INIT_6F => X"F000003FFC00000FFC00000F00000000F000003FFC00000FFC00000F00000000",
      INIT_70 => X"F000003FFC00000FFC00F00F000F0000F000003FFC00000FFC00C00F000F0000",
      INIT_71 => X"F000FFFFFFFFFFFFFFFFFC0F003F0000F000003FFC00000FFC00FF0F000F0000",
      INIT_72 => X"F000FFFFFFFFFFFFFFFFF00F00FF0000F000FFFFFFFFFFFFFFFFFC0F003F0000",
      INIT_73 => X"F000FFFFFFFFFFFFFFFFC00F03FF0000F000FFFFFFFFFFFFFFFFF00F00FF0000",
      INIT_74 => X"F000003FFC00000FFC00000F0FFF0000F000003FFC00000FFC00000F03FF0000",
      INIT_75 => X"F000003FFC00000FFC00000F3FFC0000F000003FFC00000FFC00000F0FFC0000",
      INIT_76 => X"00000000FC00000F00000000FFF00000FC00003FFC00000FFC00000FFFF00000",
      INIT_77 => X"00000000FC00000F00000000FFC0000F00000000FC00000F00000000FFC00003",
      INIT_78 => X"00000000FC00000F00000000FF00003F00000000FC00000F00000000FF00000F",
      INIT_79 => X"00000000FC00000F00000000FC0003FF00000000FC00000F00000000FC0000FF",
      INIT_7A => X"00000000FC00000F00000000F00003FF00000000FC00000F00000000F0000FFF",
      INIT_7B => X"00000000FC00000F00000000C000000F00000000FC00000F00000000C000003F",
      INIT_7C => X"00000000FC00000F000000000000000000000000FC00000F0000000000000003",
      INIT_7D => X"00000000FC00000F000000000000000000000000FC00000F0000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000FC00000F0000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_14_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"000000000000000000000000000000000F000000000000000000000000000000",
      INIT_06 => X"FFF00000FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF000000000000000000000000",
      INIT_07 => X"FFF00000FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF000000000000000000000000",
      INIT_08 => X"FFF00000FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF000000000000000000000000",
      INIT_09 => X"FFF00000FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF000FFFFFFFF000FFFFF",
      INIT_0A => X"00000000FFF00000000000FF0000000000000000FFFFF000FFFFFFFF000FFFFF",
      INIT_0B => X"00000000FFF00000000000FF0000000000000000FFFFF000FFFFFFFF000FFFFF",
      INIT_0C => X"00000000FFF00000000000FF0000000000000000FFFFF000FFFFFFFF000FFFFF",
      INIT_0D => X"00000000FFF00000000000FF0000000000000000FFFFF000FFFFFFFF000FFFFF",
      INIT_0E => X"00000000FFF00000000000FFFF0000000000000FFFFFF00000000000000FFFFF",
      INIT_0F => X"00000000FFF00000000000FFFFFFF0000000000FFFFFF00000000000000FFFFF",
      INIT_10 => X"00000000FFF00000000000FFFFFF00000000000FFFFFF00000000000000FFFFF",
      INIT_11 => X"00000000FFF00000000000FFFFFF00000000000FFFFFF00000000000000FFFFF",
      INIT_12 => X"00000000FFF00000000000FFFFFF0000000000FFFFFFF00000000000000FFFFF",
      INIT_13 => X"00000000FFF00000000000FFFFF00000000000FFFFFFF00000000000000FFFFF",
      INIT_14 => X"00000000FFF00000000000FFFFF00000000000FFFFFFF00000000000000FFFFF",
      INIT_15 => X"00000000FFF00000000000FFFF00000000000FFFFFFFF00000000000000FFFFF",
      INIT_16 => X"00000000FFF00000000000FFFF00000000000FFFFFFFF00000000000000FFFFF",
      INIT_17 => X"00000000FFF00000000000FFFF00000000000FFFFFFFF00000000000000FFFFF",
      INIT_18 => X"00000000FFF00000000000FFF00000000000FFFFFFFFF00000000000000FFFFF",
      INIT_19 => X"00000000FFF00000000000FFF00000000000FFFFFFFFF00000000000000FFFFF",
      INIT_1A => X"00000000FFF00000000000FFF0000000000FFFFFFFFFF00000000000000FFFFF",
      INIT_1B => X"FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFF00000000000000FFFFF",
      INIT_1C => X"FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFF00000000000000FFFFF",
      INIT_1D => X"FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFF00000000000000FFFFF",
      INIT_1E => X"FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFF00000000000000FFFFF",
      INIT_1F => X"00000000FFF00000FFF000FF000000FF0000FFFFFFFFF00000000000000FFFFF",
      INIT_20 => X"00000000FFF00000FFF000FF000000FF00000000FFFFF00000000000000FFFFF",
      INIT_21 => X"00000000FFF00000FFF000FF00000FFF00000000FFFFF00000000000000FFFFF",
      INIT_22 => X"00000000FFF00000FF0000FF00000FFF00000000FFFFF00000000000000FFFFF",
      INIT_23 => X"00000000FFF00000FF0000FF0000FFFF00000000FFFFF00000000000000FFFFF",
      INIT_24 => X"00000000FFF00000FF0000FF0000FFFF00000000FFFFF00000000000000FFFFF",
      INIT_25 => X"00000000FFF00000F00000FF000FFFFF00000000FFFFF00000000000000FFFFF",
      INIT_26 => X"00000000FFF00000F00000FF000FFFFF00000000FFFFF00000000000000FFFFF",
      INIT_27 => X"00000000FFF00000000000FF00FFFFFF00000000FFFFF000FFFFFFFF000FFFFF",
      INIT_28 => X"00000000FFF00000000000FF00FFFFFF00000000FFFFF000FFFFFFFF000FFFFF",
      INIT_29 => X"00000000FFF00000000000FF0FFFFFF000000000FFFFF000FFFFFFFF000FFFFF",
      INIT_2A => X"00000000FFF00000000000FFFFFFFFF000000000FFFFF000FFFFFFFF000FFFFF",
      INIT_2B => X"00000000FFF00000000000FFFFFFFF0000000000FFFFF00000000000000FFFFF",
      INIT_2C => X"00000000FFF00000000000FFFFFFF0000000000FFFFFF00000000000000FFFFF",
      INIT_2D => X"00000000FFF00000000000FFFFFFF000000000FFFFFFF00000000000000FFFFF",
      INIT_2E => X"00000000FFF00000000000FFFFFF000000000FFFFFFFF00000000000000FFFFF",
      INIT_2F => X"00000000FFF00000000000FFFFF000000000FFFFFFFFFF0000000000000FFFFF",
      INIT_30 => X"00000000FFF00000000000FFFFF00000000FFFFFFFFFFF0000000000000FFFFF",
      INIT_31 => X"00000000FFF00000000000FFFF00000000FFFFFF0000000000000000000FFFFF",
      INIT_32 => X"00000000FFF00000000000FFF00000000FFFFFFF0000000000000000000FFFFF",
      INIT_33 => X"00000000FFF00000000000FF00000000FFFFFFFF0000000000000000000FFFFF",
      INIT_34 => X"00000000FFF00000000000FF00000000FFFFFFF00000000F00000000000FFFFF",
      INIT_35 => X"00000000FFF00000000000FF00000000FFFFFF0000000FFF0000000000000000",
      INIT_36 => X"00000000FFF00000000000FF00000000FFFFF0000000FFFF0000000000000000",
      INIT_37 => X"00000000FFF00000FFFFFFFF0000000FFFFF0000000FFFFF0000000000000000",
      INIT_38 => X"00000000FFF00000FFFFFFFF0000000FFFF0000000000FFF0000000000000000",
      INIT_39 => X"00000000FFF00000FFFFFFFF00000000FF000000000000FF0000000000000000",
      INIT_3A => X"00000000FF000000FFFFFFFF00000000F00000000000000F0000000000000000",
      INIT_3B => X"00000000F0000000FFFFFFFF00000000000000000000000F0000000000000000",
      INIT_3C => X"0000000000000000FFFFFFF00000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000F00000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"00000000FFFFF000000FFFFF0000000000000000000000000000000000000000",
      INIT_46 => X"00000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFF000FFFFFF00000000",
      INIT_47 => X"FF00000000FFFFFFFFFFFF000000000FF0000000FFFFFFFFFFFFFFFF0000000F",
      INIT_48 => X"FFF0000000000FFFFFF0000000000FFFFF0000000000FFFFFFFF0000000000FF",
      INIT_49 => X"FFFF0000000000FFFF0000000000FFFFFFF00000000000FFFFF0000000000FFF",
      INIT_4A => X"FFFF00000000000FF00000000000FFFFFFFF0000000000FFFF0000000000FFFF",
      INIT_4B => X"FFFF00000000000FF0000000000FFFFFFFFF00000000000FF0000000000FFFFF",
      INIT_4C => X"FFFF00000000000FF0000000000FFFFFFFFF00000000000FF0000000000FFFFF",
      INIT_4D => X"000000000000000000000000000FFFFF0000000000000000F0000000000FFFFF",
      INIT_4E => X"00000000000000000000000000FFFFFF00000000000000000000000000FFFFFF",
      INIT_4F => X"00000000000000000000000000FFFFFF00000000000000000000000000FFFFFF",
      INIT_50 => X"FFFFF000FFFFFFFF0000000000FFFFFFFFFFF000FFFFFFFF0000000000FFFFFF",
      INIT_51 => X"FFFFF000FFFFFFFF0000000000FFFFFFFFFFF000FFFFFFFF0000000000FFFFFF",
      INIT_52 => X"FFFFF0000000000F0000000000FFFFFFFFFFF000FFFFFFFF0000000000FFFFFF",
      INIT_53 => X"FFFFF0000000000FF0000000000FFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_54 => X"FFFFF0000000000FF0000000000FFFFFFFFFF0000000000FF0000000000FFFFF",
      INIT_55 => X"FFFFF0000000000FFF000000000FFFFFFFFFF0000000000FF0000000000FFFFF",
      INIT_56 => X"FFFFF0000000000FFF0000000000FFFFFFFFF0000000000FFF0000000000FFFF",
      INIT_57 => X"FFFFF00000000FFFFFFF000000000FFFFFFFF000000000FFFFF0000000000FFF",
      INIT_58 => X"FFFFF000FFFFFFFFFFFFFFFF000000FFFFFFF0000000FFFFFFFFF000000000FF",
      INIT_59 => X"FFFFF000FFFFFFF0FFFFFFFF00000000FFFFF000FFFFFFFFFFFFFFFF0000000F",
      INIT_5A => X"FFFFF000FFFF00000000FFFF00000000FFFFF000FFFFFF0000FFFFFF00000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"00000000FFFFF00000FFFFFF0000000000000000000000000000000000000000",
      INIT_66 => X"00000000FFFFFFFFFFFFFFFF0000000F00000000FFFFFFF00FFFFFFF00000000",
      INIT_67 => X"FF0000000FFFFFFFFFFFFF0000000FFFF0000000FFFFFFFFFFFFFFFF000000FF",
      INIT_68 => X"FFF000000000FFFFFFF000000000FFFFFFF00000000FFFFFFFFF000000000FFF",
      INIT_69 => X"FFFF0000000000FFFF000000000FFFFFFFF0000000000FFFFF0000000000FFFF",
      INIT_6A => X"FFFF00000000000FF0000000000FFFFFFFFF0000000000FFF0000000000FFFFF",
      INIT_6B => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000FF0000000000FFFFF",
      INIT_6C => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_6D => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_6E => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_6F => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_70 => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_71 => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_72 => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_73 => X"FFFFF0000000000F0000000000FFFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_74 => X"FFFFF0000000000F00000000000FFFFFFFFFF0000000000F0000000000FFFFFF",
      INIT_75 => X"FFFF0000000000FFF0000000000FFFFFFFFFF0000000000FF0000000000FFFFF",
      INIT_76 => X"FFFF0000000000FFFF0000000000FFFFFFFF0000000000FFF0000000000FFFFF",
      INIT_77 => X"FFF000000000FFFFFFF000000000FFFFFFF0000000000FFFFF0000000000FFFF",
      INIT_78 => X"FF000000FFFFFFFFFFFFFFFF000000FFFF000000000FFFFFFFFF000000000FFF",
      INIT_79 => X"00000000FFFFFFFFFFFFFFFF00000000F0000000FFFFFFFFFFFFFFFF0000000F",
      INIT_7A => X"00000000FFFF0000000FFFFF0000000000000000FFFFFF000FFFFFFF00000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"000000000000000000000FFC0000000000000000000000000000000000000000",
      INIT_02 => X"000000000000000000000FFC00000000000000000000000000000FFC00000000",
      INIT_03 => X"FF00FFFFFFFF000300000FFF00000000000000000000000000000FFC00000000",
      INIT_04 => X"FC00FFFFFFFFFF03FFFFFFFFFFFF03FFFF00FFFFFFFF0003000003FF00000000",
      INIT_05 => X"FC00000FFF00FF03FFFFFFFFFFFF03FFFC00FFFFFFFFFF03FFFFFFFFFFFF03FF",
      INIT_06 => X"F000003FFF0000030000000000000000F000000FFF00FF03FFFFFFFFFFFF03FF",
      INIT_07 => X"F000003FFF0000030000000000000000F000003FFF0000030000000000000000",
      INIT_08 => X"C00000FFFF00C003FFFFFFFFFFFF0003C00000FFFF0000030000000000000000",
      INIT_09 => X"000000FFFF00C003FFFFFFFFFFFF0003C00000FFFF00C003FFFFFFFFFFFF0003",
      INIT_0A => X"000003FFFF00C003003F0000FF000003000003FFFF00C003FFFFFFFFFFFF0003",
      INIT_0B => X"00000FFCFF00C003003F0000FF000003000003FCFF00C003003F0000FF000003",
      INIT_0C => X"00000FF0FF00C003FFFFFFFFFFFF000300000FFCFF00C003003F0000FF000003",
      INIT_0D => X"00003FF0FF00C003FFFFFFFFFFFF000300003FF0FF00C003FFFFFFFFFFFF0003",
      INIT_0E => X"0000FFC0FF000003000000000000000000003FF0FF00C003FFFFFFFFFFFF0003",
      INIT_0F => X"00003FFCFF00000300000000000000000000FFF0FF0000030000000000000000",
      INIT_10 => X"000003FFFF00F003FFFFFFFFFFFF003F00000FFFFF0000030000000000000000",
      INIT_11 => X"F000003FFF00F003FFFFFFFFFFFF003FC00000FFFF00F003FFFFFFFFFFFF003F",
      INIT_12 => X"FC00000FFF00F003FFFFFFFFFFFF003FF000003FFF00F003FFFFFFFFFFFF003F",
      INIT_13 => X"FF000003FF000003FFF0000F00000000FF000003FF000003FFFF000000000000",
      INIT_14 => X"FFC00000FF000003F00003FF00000000FFC00000FF000003FF0000FF00000000",
      INIT_15 => X"FFC00000FF000F03000003FF00000000FFC00000FF000003000003FF00000000",
      INIT_16 => X"FFC00000FF00FC03FFFF03FF000000003FC00000FF00FF0300FF03FF00000000",
      INIT_17 => X"FFC00000FF00FC03FFFFFFFFFFFF00FFFFC00000FF00FC03FFFFFFFF003F0000",
      INIT_18 => X"FF00FFFFFF0000030000FFFFFFFF003FFFC00003FF000003F000FFFFFFFF003F",
      INIT_19 => X"FC003FFFFF000003000003FF0000000FFF00FFFFFF000003000003FFFFC0003F",
      INIT_1A => X"00000FFFFF000003000003FF00000000F0003FFFFF000003000003FF00000000",
      INIT_1B => X"00000000FF000003000003FF0000000000000FF0FF000003000003FF00000000",
      INIT_1C => X"00000000FF0000030000FFFF003F000000000000FF00000300000FFF00000000",
      INIT_1D => X"00000000FF0000030000FFFC000F000000000000FF0000030000FFFF000F0000",
      INIT_1E => X"00000000FF0000030000FC000003000000000000FF0000030000FFF0000F0000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000FFF0FFFFFFFFFFFFFFFF0FFF000000000000000000000000000000000000",
      INIT_24 => X"0000FFF0FFFFFFFFFFFFFFFF0FFF00000000FFF0FFFFFFFFFFFFFFFF0FFF0000",
      INIT_25 => X"0000FFF000FF000000000000000000000000FFF0FFFFFFFFFFFFFFFF0FFF0000",
      INIT_26 => X"0000F0003FFF000000000000000000000000FF000FFF00000000000000000000",
      INIT_27 => X"00000000FFF0000F000000000000000000000000FFFF00030000000000000000",
      INIT_28 => X"00000000F0000FFF000000000000000000000000FF0000FF0000000000000000",
      INIT_29 => X"000000000000FFFC000F00000000000000000000C000FFFF0000000000000000",
      INIT_2A => X"000000000000FF00003F000000000000000000000000FFF0003F000000000000",
      INIT_2B => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_2C => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_2D => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_2E => X"FFC0FFFFFFFFFFFFFFFFFFFFFFFF03FF000000000000FC00003F000000000000",
      INIT_2F => X"FFC0FFFFFFFFFFFFFFFFFFFFFFFF03FFFFC0FFFFFFFFFFFFFFFFFFFFFFFF03FF",
      INIT_30 => X"000000000000FC00003F000000000000FFC0FFFFFFFFFFFFFFFFFFFFFFFF03FF",
      INIT_31 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_32 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_33 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_34 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_35 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_36 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_37 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_38 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_39 => X"000000000000FC00003F000000000000000000000000FC00003F000000000000",
      INIT_3A => X"000000000000F000003F000000000000000000000000FC00003F000000000000",
      INIT_3B => X"000000000000F000FFFF003F00000000000000000000F00000FF000000000000",
      INIT_3C => X"000000000000F000FFFF000F00000000000000000000F000FFFF000F00000000",
      INIT_3D => X"0000000000000000FFF0000300000000000000000000C000FFFF000F00000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"000000000000FC00003F00000000000000000000000000000000000000000000",
      INIT_42 => X"000000000000F000003F000000000000000000000000FC00003F000000000000",
      INIT_43 => X"000000000000F000003F000000000000000000000000F000003F000000000000",
      INIT_44 => X"FC00FFFFFFFFFFFFFFFFFFFFFFFF000F000000000000F000003F000000000000",
      INIT_45 => X"FC00FFFFFFFFFFFFFFFFFFFFFFFF000FFC00FFFFFFFFFFFFFFFFFFFFFFFF000F",
      INIT_46 => X"000000000000C00003FF000000000000FC00FFFFFFFFFFFFFFFFFFFFFFFF000F",
      INIT_47 => X"000000000000FC000FFF000000000000000000000000000003FF000000000000",
      INIT_48 => X"00000000FC00FFFFFFFF000300000000000000000000FFFC3FFF000000000000",
      INIT_49 => X"0000F000FFFF0FFFFFC00FFF0000000000000000FFFCFFFFFFFF003F00000000",
      INIT_4A => X"0000FFFC3FFF0000F000FFFFFFFF00030000FFC0FFFF000FFC00FFFF003F0000",
      INIT_4B => X"0000FFC0000300000000FFC0FFFF00000000FFF000FF00000000FFFFFFFF0000",
      INIT_4C => X"0000030000000000000000003FFC000000003FC0000000000000F0003FFF0000",
      INIT_4D => X"FFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFF0000000000000000000000000F000000",
      INIT_4E => X"FFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFF",
      INIT_4F => X"FFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFF",
      INIT_50 => X"0000FF000003000000000000000000000000FF00000300000000000000000000",
      INIT_51 => X"0000FF000003000000000000000000000000FF00000300000000000000000000",
      INIT_52 => X"0000FF000003FFF0FFFFFFFF00FF00000000FF000003FFF0FFFFFFFF00FF0000",
      INIT_53 => X"0000FF000003FFF0FFFFFFFF003F00000000FF000003FFF0FFFFFFFF003F0000",
      INIT_54 => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_55 => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_56 => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_57 => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_58 => X"0000FF000003FFF0FFFFFFFF003F00000000FF000003FFF0FFFFFFFF003F0000",
      INIT_59 => X"0000FF000003FFF0FFFFFFFF003F00000000FF000003FFF0FFFFFFFF003F0000",
      INIT_5A => X"0000FF0000033FF00000F000003F00000000FF0000033FF00000F000003F0000",
      INIT_5B => X"0000FF003FFF3FF00000F00000FF00000000FF0000033FF00000F00000FF0000",
      INIT_5C => X"0000FC000FFF000000000000000000000000FF003FFF00000000F00000FF0000",
      INIT_5D => X"0000C00003FF000000000000000000000000FC000FFF00000000000000000000",
      INIT_5E => X"000000000000000000000000000000000000000003F000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"00000000FC00000F000000000000000000000000000000000000000000000000",
      INIT_62 => X"00000000FC00000F000000000000000000000000FC00000F0000000000000000",
      INIT_63 => X"00000000FC00000F000000000000000000000000FC00000F0000000000000000",
      INIT_64 => X"00000000FC00000F000000000000000300000000FC00000F0000000000000000",
      INIT_65 => X"00000000FC00000F00000000F000003F00000000FC00000F00000000C000000F",
      INIT_66 => X"00000000FC00000F00000000FF0003FF00000000FC00000F00000000FC0000FF",
      INIT_67 => X"F000FFFFFFFFFFFFFFFF000FFFF0000F00000000FC00000F00000000FFC0003F",
      INIT_68 => X"F000FFFFFFFFFFFFFFFF000FFFFF0000F000FFFFFFFFFFFFFFFF000FFFFC0003",
      INIT_69 => X"F000003FFC00000FFC00F00F0FFF0000F000FFFFFFFFFFFFFFFFC00F3FFF0000",
      INIT_6A => X"F000003FFC00000FFC00C00F00FF0000F000003FFC00000FFC00F00F03FF0000",
      INIT_6B => X"F000003FFC00000FFC00000F003C0000F000003FFC00000FFC00000F003F0000",
      INIT_6C => X"F000003FFC00000FFC00000F00000000F000003FFC00000FFC00000F00000000",
      INIT_6D => X"F000003FFC00000FFC00000F00000000F000003FFC00000FFC00000F00000000",
      INIT_6E => X"F000003FFC00000FFC00000F00000000F000003FFC00000FFC00000F00000000",
      INIT_6F => X"F000003FFC00000FFC00000F00000000F000003FFC00000FFC00000F00000000",
      INIT_70 => X"F000003FFC00000FFC00F00F000F0000F000003FFC00000FFC00C00F000F0000",
      INIT_71 => X"F000FFFFFFFFFFFFFFFFFC0F003F0000F000003FFC00000FFC00FF0F000F0000",
      INIT_72 => X"F000FFFFFFFFFFFFFFFFF00F00FF0000F000FFFFFFFFFFFFFFFFFC0F003F0000",
      INIT_73 => X"F000FFFFFFFFFFFFFFFFC00F03FF0000F000FFFFFFFFFFFFFFFFF00F00FF0000",
      INIT_74 => X"F000003FFC00000FFC00000F0FFF0000F000003FFC00000FFC00000F03FF0000",
      INIT_75 => X"F000003FFC00000FFC00000F3FFC0000F000003FFC00000FFC00000F0FFC0000",
      INIT_76 => X"00000000FC00000F00000000FFF00000FC00003FFC00000FFC00000FFFF00000",
      INIT_77 => X"00000000FC00000F00000000FFC0000F00000000FC00000F00000000FFC00003",
      INIT_78 => X"00000000FC00000F00000000FF00003F00000000FC00000F00000000FF00000F",
      INIT_79 => X"00000000FC00000F00000000FC0003FF00000000FC00000F00000000FC0000FF",
      INIT_7A => X"00000000FC00000F00000000F00003FF00000000FC00000F00000000F0000FFF",
      INIT_7B => X"00000000FC00000F00000000C000000F00000000FC00000F00000000C000003F",
      INIT_7C => X"00000000FC00000F000000000000000000000000FC00000F0000000000000003",
      INIT_7D => X"00000000FC00000F000000000000000000000000FC00000F0000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000FC00000F0000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"000000000000000000001F1F1F1F1F0000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"000000000000000000001F1F1F1F1F0000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"000000000000000000001F1F1F1F1F0000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"000000000000000000001F1F1F1F1F0000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"000000000000000000001F1F1F1F1F1F00000000000000000000000000000000",
      INIT_0F => X"1F1F1F1F000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_10 => X"00000000000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_11 => X"1F1F1F1F000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_12 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_13 => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F",
      INIT_14 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_15 => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F",
      INIT_16 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_17 => X"1F1F1F00000000000000000000001F1F1F1F1F1F000000001F1F1F1F0000001F",
      INIT_18 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_19 => X"1F1F0000000000000000000000001F1F1F1F1F1F000000001F1F1F1F0000001F",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"1F1F00000000000000000000001F1F1F1F1F1F1F00000000000000000000001F",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"1F1F00000000000000000000001F1F1F1F1F1F1F00000000000000000000001F",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"1F1F00000000000000000000001F1F1F1F1F1F1F00000000000000000000001F",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"1F00000000000000000000001F1F1F1F1F1F1F1F00000000000000000000001F",
      INIT_22 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_23 => X"1F00000000000000000000001F1F1F1F1F1F1F1F000000001F0000000000001F",
      INIT_24 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_25 => X"1F00000000000000000000001F1F1F1F1F1F1F1F000000001F0000000000001F",
      INIT_26 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_27 => X"0000000000000000000000001F1F1F1F1F1F1F1F000000001F0000000000001F",
      INIT_28 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_29 => X"00000000000000000000001F1F1F1F1F1F1F1F1F000000001F0000000000001F",
      INIT_2A => X"00000000001F1F1F00000000000000001F1F1F1F00000000000000000000001F",
      INIT_2B => X"00000000000000000000001F1F1F1F1F1F1F1F1F000000001F0000000000001F",
      INIT_2C => X"00000000001F1F1F00000000000000001F1F1F1F00000000000000000000001F",
      INIT_2D => X"00000000000000000000001F1F1F1F001F1F1F1F000000001F0000000000001F",
      INIT_2E => X"00000000001F1F1F00000000000000001F1F1F1F00000000000000000000001F",
      INIT_2F => X"000000000000000000001F1F1F1F1F001F1F1F1F000000001F0000000000001F",
      INIT_30 => X"00000000001F1F1F00000000000000001F1F1F1F00000000000000000000001F",
      INIT_31 => X"000000000000000000001F1F1F1F1F001F1F1F1F000000001F0000000000001F",
      INIT_32 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_33 => X"000000000000000000001F1F1F1F00001F1F1F1F000000001F0000000000001F",
      INIT_34 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_35 => X"0000000000000000001F1F1F1F1F00001F1F1F1F000000001F0000000000001F",
      INIT_36 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_37 => X"0000000000000000001F1F1F1F1F00001F1F1F1F000000001F0000000000001F",
      INIT_38 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_39 => X"0000000000000000001F1F1F1F1F00001F1F1F1F000000001F0000000000001F",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"00000000000000001F1F1F1F1F0000001F1F1F1F00000000000000000000001F",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"00000000000000001F1F1F1F1F1F00001F1F1F1F00000000000000000000001F",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000001F1F1F1F1F1F001F1F1F1F00000000000000000000001F",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"000000000000000000001F1F1F1F1F1F1F1F1F1F00000000000000000000001F",
      INIT_42 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F",
      INIT_43 => X"00000000000000000000001F1F1F1F1F1F1F1F1F000000001F1F00000000001F",
      INIT_44 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F",
      INIT_45 => X"1F00000000000000000000001F1F1F1F1F1F1F1F000000001F1F00000000001F",
      INIT_46 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F",
      INIT_47 => X"1F1F00000000000000000000001F1F1F1F1F1F1F000000001F1F00000000001F",
      INIT_48 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F",
      INIT_49 => X"1F1F00000000000000000000001F1F1F1F1F1F1F000000001F1F00000000001F",
      INIT_4A => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F",
      INIT_4B => X"1F1F1F00000000000000000000001F1F1F1F1F1F000000001F1F00000000001F",
      INIT_4C => X"1F1F1F1F1F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_4D => X"1F1F1F1F00000000000000000000001F1F1F1F1F00000000000000000000001F",
      INIT_4E => X"1F1F1F1F1F1F00000000000000001F1F00000000000000000000000000000000",
      INIT_4F => X"1F1F1F1F00000000000000000000001F1F1F1F1F00000000000000000000001F",
      INIT_50 => X"1F1F1F1F00000000000000001F1F1F1F00000000000000000000000000000000",
      INIT_51 => X"1F1F1F1F1F00000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_52 => X"1F1F0000000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_53 => X"1F1F1F1F1F00000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_54 => X"00000000000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_55 => X"1F1F1F1F1F00000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_56 => X"00000000000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_57 => X"1F1F1F1F1F00000000000000000000001F1F1F1F0000000000001F1F0000001F",
      INIT_58 => X"000000001F1F1F1F0000001F1F1F1F1F00000000000000000000000000000000",
      INIT_59 => X"001F1F1F1F00000000000000000000001F1F1F1F000000001F1F1F1F0000001F",
      INIT_5A => X"1F1F1F1F1F1F1F1F0000001F1F1F1F1F00000000000000000000000000000000",
      INIT_5B => X"1F1F1F1F1F00000000000000000000001F1F1F1F000000001F1F1F000000001F",
      INIT_5C => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_5D => X"1F1F1F1F1F00000000000000000000001F1F1F1F000000001F1F1F000000001F",
      INIT_5E => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000001F1F1F1F",
      INIT_5F => X"1F1F1F1F1F00000000000000000000001F1F1F1F000000001F1F1F000000001F",
      INIT_60 => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F",
      INIT_61 => X"1F1F1F1F1F000000000000000000001F1F1F1F1F00000000000000000000001F",
      INIT_62 => X"00000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F",
      INIT_63 => X"1F1F1F1F000000001F1F1F1F1F1F1F1F1F1F1F1F00000000000000000000001F",
      INIT_64 => X"00000000000000000000001F1F1F1F1F1F1F1F1F1F00000000000000001F1F1F",
      INIT_65 => X"1F1F1F1F000000001F1F1F1F1F1F1F1F1F1F1F1F00000000000000000000001F",
      INIT_66 => X"00000000000000000000001F1F1F1F1F00000000000000000000000000001F1F",
      INIT_67 => X"1F1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F00000000000000000000001F",
      INIT_68 => X"00000000000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_69 => X"1F1F000000000000001F1F1F1F1F1F1F1F1F1F1F00000000000000000000001F",
      INIT_6A => X"00000000000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_6B => X"000000000000000000001F1F1F1F1F1F1F1F1F1F00000000000000000000001F",
      INIT_6C => X"00000000000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_6D => X"000000000000000000001F1F1F1F00001F1F1F1F00000000000000000000001F",
      INIT_6E => X"00000000000000000000001F1F1F1F1F00000000000000000000000000000000",
      INIT_6F => X"000000000000000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_70 => X"000000000000000000001F1F1F1F1F1F00000000000000000000000000000000",
      INIT_71 => X"000000000000000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_72 => X"00000000000000001F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_73 => X"000000000000000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_74 => X"00000000000000001F1F1F1F1F1F1F1F0000000000001F1F0000000000000000",
      INIT_75 => X"000000000000000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_76 => X"00000000000000001F1F1F1F1F1F1F000000000000001F1F0000000000000000",
      INIT_77 => X"000000000000000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_78 => X"00000000000000001F1F1F1F1F1F00000000000000001F1F0000000000000000",
      INIT_79 => X"000000000000000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_7A => X"00000000000000001F1F1F0000000000000000000000001F0000000000000000",
      INIT_7B => X"000000000000000000000000000000001F1F1F1F00000000000000000000001F",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F0000000000000000",
      INIT_0F => X"00000000000000001F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_10 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F0000000000000000",
      INIT_11 => X"00000000000000001F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_12 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F0000000000000000",
      INIT_13 => X"00000000000000001F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_14 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F0000000000000000",
      INIT_15 => X"00000000000000001F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"00000000000000001F1F1F1F1F1F0000000000001F1F1F1F0000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"00000000000000001F1F1F1F0000000000001F1F1F1F1F1F0000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"00000000000000001F1F000000000000001F1F1F1F1F1F1F0000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"000000000000000000000000000000001F1F1F1F1F1F1F1F000000000000001F",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"000000000000000000000000000000001F1F1F1F1F1F00000000000000001F1F",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"000000000000000000000000000000001F1F1F1F00000000000000001F1F1F1F",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"000000000000000000000000000000001F1F00000000000000001F1F1F1F1F1F",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"000000000000000000000000000000001F000000000000001F1F1F1F1F1F1F1F",
      INIT_26 => X"0000000000001F1F000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000001F1F1F1F1F1F1F00",
      INIT_28 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000001F1F1F1F1F1F0000",
      INIT_2A => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000001F1F1F1F00000000",
      INIT_2C => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_2E => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_30 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_32 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_34 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_36 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_38 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_3A => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_3B => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3C => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_3D => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3E => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_3F => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_40 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000001F1F1F1F1F",
      INIT_41 => X"1F1F1F1F1F0000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_42 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_44 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_46 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_48 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_4A => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_4C => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_4E => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_50 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_52 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_54 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_56 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_58 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_5A => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_5C => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_5E => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_60 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_62 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_64 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_66 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_68 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_6A => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_6C => X"000000001F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_6E => X"1F1F1F1F1F1F1F1F00000000001F1F1F00000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_70 => X"1F1F1F1F1F1F1F1F0000000000001F1F00000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_72 => X"1F1F1F1F1F1F1F1F0000000000001F1F00000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_74 => X"1F1F1F1F1F1F1F1F0000000000001F1F00000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000001F00000000000000",
      INIT_76 => X"1F1F1F1F1F1F0000000000000000001F00000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_08 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_0A => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_0C => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_0E => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_10 => X"00000000001F1F1F000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000001F1F000000000000",
      INIT_12 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000001F1F",
      INIT_13 => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_14 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000001F1F",
      INIT_15 => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_16 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000001F1F",
      INIT_17 => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_18 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000001F1F",
      INIT_19 => X"1F1F1F00000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_1A => X"0000001F1F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000001F00000000000000",
      INIT_1C => X"0000001F1F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"00001F1F1F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000001F1F1F0000000000",
      INIT_20 => X"001F1F1F1F1F1F1F000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000001F1F1F1F1F1F1F00",
      INIT_22 => X"1F1F1F1F1F1F1F1F000000000000001F00000000000000000000000000000000",
      INIT_23 => X"000000000000000000000000000000001F1F1F00000000001F1F1F1F1F1F1F1F",
      INIT_24 => X"1F1F1F1F1F1F1F1F00000000001F1F1F00000000000000000000000000000000",
      INIT_25 => X"000000000000000000000000000000001F1F1F1F1F1F1F001F1F1F1F1F1F1F1F",
      INIT_26 => X"1F1F1F1F1F00000000001F1F1F1F1F1F00000000000000000000000000000000",
      INIT_27 => X"00000000000000001F1F0000000000001F1F1F1F1F1F1F1F00001F1F1F1F1F1F",
      INIT_28 => X"1F1F1F00000000001F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_29 => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000000000001F1F",
      INIT_2A => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000000000001F",
      INIT_2B => X"00000000000000001F1F1F1F1F1F1F00001F1F1F1F1F1F1F0000000000000000",
      INIT_2C => X"00000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0000000000000000",
      INIT_2D => X"00000000000000001F1F1F1F1F1F0000000000001F1F1F1F0000000000000000",
      INIT_2E => X"00000000000000001F1F1F1F1F0000001F1F1F1F1F1F1F1F0000000000000000",
      INIT_2F => X"00000000000000001F1F1F1F1F000000000000000000001F0000000000000000",
      INIT_30 => X"00000000000000001F1F000000000000001F1F1F1F1F1F1F0000000000000000",
      INIT_31 => X"0000000000000000001F1F1F1F00000000000000000000000000000000000000",
      INIT_32 => X"00000000000000000000000000000000001F1F1F1F1F1F000000000000000000",
      INIT_33 => X"00000000000000000000001F0000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000001F1F000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F",
      INIT_37 => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_38 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F",
      INIT_39 => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3A => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F",
      INIT_3B => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3C => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F",
      INIT_3D => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3E => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00001F1F1F1F1F1F",
      INIT_3F => X"1F1F1F1F1F1F00001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"00000000000000001F1F1F1F00000000000000000000001F0000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"00000000000000001F1F1F1F00000000000000000000001F0000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"00000000000000001F1F1F1F00000000000000000000001F0000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"00000000000000001F1F1F1F00000000000000000000001F0000000000000000",
      INIT_48 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000001F1F1F1F0000000000000000",
      INIT_49 => X"00000000000000001F1F1F1F00000000000000000000001F1F1F1F1F1F1F0000",
      INIT_4A => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F000000001F1F1F1F0000000000000000",
      INIT_4B => X"00000000000000001F1F1F1F00000000000000000000001F1F1F1F1F1F1F0000",
      INIT_4C => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_4D => X"00000000000000001F1F1F1F00000000000000000000001F1F1F1F1F1F1F0000",
      INIT_4E => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_4F => X"00000000000000001F1F1F1F00000000000000000000001F1F1F1F1F1F1F0000",
      INIT_50 => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_51 => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_52 => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_53 => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_54 => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_55 => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_56 => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_57 => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_58 => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_59 => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_5A => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_5B => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_5C => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_5D => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_5E => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_5F => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_60 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_61 => X"00000000000000001F1F1F1F00000000000000000000001F1F1F1F1F1F1F0000",
      INIT_62 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_63 => X"00000000000000001F1F1F1F00000000000000000000001F1F1F1F1F1F1F0000",
      INIT_64 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_65 => X"00000000000000001F1F1F1F00000000000000000000001F1F1F1F1F1F1F0000",
      INIT_66 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F00000000001F1F1F0000000000000000",
      INIT_67 => X"00000000000000001F1F1F1F00000000000000000000001F1F1F1F1F1F1F0000",
      INIT_68 => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_69 => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_6A => X"00000000000000001F1F00000000000000000000001F1F1F0000000000000000",
      INIT_6B => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_6C => X"00000000000000001F1F000000000000000000001F1F1F1F0000000000000000",
      INIT_6D => X"00000000000000001F1F1F1F00000000000000000000001F001F1F1F1F1F0000",
      INIT_6E => X"00000000000000001F1F000000000000000000001F1F1F1F0000000000000000",
      INIT_6F => X"00000000000000001F1F1F1F00000000001F1F1F1F1F1F1F001F1F1F1F1F0000",
      INIT_70 => X"00000000000000001F1F000000000000000000001F1F1F1F0000000000000000",
      INIT_71 => X"00000000000000001F1F1F1F00000000001F1F1F1F1F1F1F0000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"00000000000000001F1F1F000000000000001F1F1F1F1F1F0000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"00000000000000001F1F1F000000000000001F1F1F1F1F1F0000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"00000000000000001F000000000000000000001F1F1F1F1F0000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"000000000000000000000000000000000000001F1F1F00000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_12 => X"000000000000000000000000000000000000000000000000000000000000001F",
      INIT_13 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_14 => X"000000000000000000000000000000001F000000000000000000000000001F1F",
      INIT_15 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_16 => X"000000000000000000000000000000001F1F00000000000000000000001F1F1F",
      INIT_17 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_18 => X"000000000000000000000000000000001F1F1F0000000000000000001F1F1F1F",
      INIT_19 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_1A => X"000000000000000000000000000000001F1F1F1F000000000000001F1F1F1F1F",
      INIT_1B => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_1C => X"000000000000000000000000000000001F1F1F1F1F00000000000000001F1F1F",
      INIT_1D => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_1E => X"1F1F1F1F1F1F1F1F0000000000001F1F1F1F1F1F1F1F00000000000000001F1F",
      INIT_1F => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_20 => X"1F1F1F1F1F1F1F1F0000000000001F1F1F1F1F1F1F1F1F00000000000000001F",
      INIT_21 => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_22 => X"1F1F1F1F1F1F1F1F0000000000001F1F1F1F1F1F1F1F1F1F0000000000000000",
      INIT_23 => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_24 => X"1F1F1F1F1F1F1F1F1F00000000001F1F001F1F1F1F1F1F1F0000000000000000",
      INIT_25 => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_26 => X"1F1F1F00000000001F1F000000001F1F00001F1F1F1F1F1F0000000000000000",
      INIT_27 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_28 => X"1F1F1F00000000001F1F000000001F1F0000001F1F1F1F1F0000000000000000",
      INIT_29 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_2A => X"1F1F1F00000000001F00000000001F1F000000001F1F1F1F0000000000000000",
      INIT_2B => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_2C => X"1F1F1F00000000000000000000001F1F00000000001F1F1F0000000000000000",
      INIT_2D => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_2E => X"1F1F1F00000000000000000000001F1F00000000001F1F000000000000000000",
      INIT_2F => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_30 => X"1F1F1F00000000000000000000001F1F00000000000000000000000000000000",
      INIT_31 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_32 => X"1F1F1F00000000000000000000001F1F00000000000000000000000000000000",
      INIT_33 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_34 => X"1F1F1F00000000000000000000001F1F00000000000000000000000000000000",
      INIT_35 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_36 => X"1F1F1F00000000000000000000001F1F00000000000000000000000000000000",
      INIT_37 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_38 => X"1F1F1F00000000000000000000001F1F00000000000000000000000000000000",
      INIT_39 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_3A => X"1F1F1F00000000000000000000001F1F00000000000000000000000000000000",
      INIT_3B => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_3C => X"1F1F1F00000000000000000000001F1F00000000000000000000000000000000",
      INIT_3D => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_3E => X"1F1F1F00000000000000000000001F1F00000000000000000000000000000000",
      INIT_3F => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_40 => X"1F1F1F00000000001F00000000001F1F0000000000001F1F0000000000000000",
      INIT_41 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_42 => X"1F1F1F00000000001F1F000000001F1F0000000000001F1F0000000000000000",
      INIT_43 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_44 => X"1F1F1F00000000001F1F1F1F00001F1F0000000000001F1F0000000000000000",
      INIT_45 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_46 => X"1F1F1F1F1F1F1F1F1F1F1F0000001F1F00000000001F1F1F0000000000000000",
      INIT_47 => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_48 => X"1F1F1F1F1F1F1F1F1F1F1F0000001F1F00000000001F1F1F0000000000000000",
      INIT_49 => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_4A => X"1F1F1F1F1F1F1F1F1F1F000000001F1F000000001F1F1F1F0000000000000000",
      INIT_4B => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_4C => X"1F1F1F1F1F1F1F1F1F1F000000001F1F000000001F1F1F1F0000000000000000",
      INIT_4D => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_4E => X"1F1F1F1F1F1F1F1F1F00000000001F1F0000001F1F1F1F1F0000000000000000",
      INIT_4F => X"1F1F0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_50 => X"1F1F1F00000000000000000000001F1F0000001F1F1F1F1F0000000000000000",
      INIT_51 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_52 => X"1F1F1F00000000000000000000001F1F00001F1F1F1F1F1F0000000000000000",
      INIT_53 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_54 => X"1F1F1F00000000000000000000001F1F00001F1F1F1F1F000000000000000000",
      INIT_55 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_56 => X"1F1F1F00000000000000000000001F1F001F1F1F1F1F1F000000000000000000",
      INIT_57 => X"1F1F00000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_58 => X"1F1F1F00000000000000000000001F1F1F1F1F1F1F1F00000000000000000000",
      INIT_59 => X"1F1F1F000000000000000000001F1F1F1F1F1F00000000000000000000001F1F",
      INIT_5A => X"000000000000000000000000000000001F1F1F1F1F1F00000000000000000000",
      INIT_5B => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_5C => X"000000000000000000000000000000001F1F1F1F1F000000000000000000001F",
      INIT_5D => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_5E => X"000000000000000000000000000000001F1F1F1F1F0000000000000000001F1F",
      INIT_5F => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_60 => X"000000000000000000000000000000001F1F1F1F000000000000000000001F1F",
      INIT_61 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_62 => X"000000000000000000000000000000001F1F1F1F0000000000000000001F1F1F",
      INIT_63 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_64 => X"000000000000000000000000000000001F1F1F0000000000000000001F1F1F1F",
      INIT_65 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_66 => X"000000000000000000000000000000001F1F1F00000000000000001F1F1F1F1F",
      INIT_67 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_68 => X"000000000000000000000000000000001F1F00000000000000001F1F1F1F1F1F",
      INIT_69 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_6A => X"000000000000000000000000000000001F1F0000000000000000001F1F1F1F1F",
      INIT_6B => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_6C => X"000000000000000000000000000000001F0000000000000000000000001F1F1F",
      INIT_6D => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_6E => X"000000000000000000000000000000001F000000000000000000000000001F1F",
      INIT_6F => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_70 => X"000000000000000000000000000000000000000000000000000000000000001F",
      INIT_71 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"000000000000000000000000000000001F1F1F00000000000000000000001F1F",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  signal addra_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sp_1 <= addra_14_sn_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_douta : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      ena_array(4 downto 0) => ena_array(4 downto 0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[11].ram.r_n_0\,
      DOADO(6) => \ramloop[11].ram.r_n_1\,
      DOADO(5) => \ramloop[11].ram.r_n_2\,
      DOADO(4) => \ramloop[11].ram.r_n_3\,
      DOADO(3) => \ramloop[11].ram.r_n_4\,
      DOADO(2) => \ramloop[11].ram.r_n_5\,
      DOADO(1) => \ramloop[11].ram.r_n_6\,
      DOADO(0) => \ramloop[11].ram.r_n_7\,
      DOPADOP(0) => \ramloop[11].ram.r_n_8\,
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(14 downto 2) => douta(15 downto 3),
      douta(1 downto 0) => douta(1 downto 0),
      \douta[0]\(0) => ram_douta,
      \douta[14]\(7) => \ramloop[12].ram.r_n_0\,
      \douta[14]\(6) => \ramloop[12].ram.r_n_1\,
      \douta[14]\(5) => \ramloop[12].ram.r_n_2\,
      \douta[14]\(4) => \ramloop[12].ram.r_n_3\,
      \douta[14]\(3) => \ramloop[12].ram.r_n_4\,
      \douta[14]\(2) => \ramloop[12].ram.r_n_5\,
      \douta[14]\(1) => \ramloop[12].ram.r_n_6\,
      \douta[14]\(0) => \ramloop[12].ram.r_n_7\,
      \douta[14]_0\(7) => \ramloop[10].ram.r_n_0\,
      \douta[14]_0\(6) => \ramloop[10].ram.r_n_1\,
      \douta[14]_0\(5) => \ramloop[10].ram.r_n_2\,
      \douta[14]_0\(4) => \ramloop[10].ram.r_n_3\,
      \douta[14]_0\(3) => \ramloop[10].ram.r_n_4\,
      \douta[14]_0\(2) => \ramloop[10].ram.r_n_5\,
      \douta[14]_0\(1) => \ramloop[10].ram.r_n_6\,
      \douta[14]_0\(0) => \ramloop[10].ram.r_n_7\,
      \douta[14]_1\(7) => \ramloop[9].ram.r_n_0\,
      \douta[14]_1\(6) => \ramloop[9].ram.r_n_1\,
      \douta[14]_1\(5) => \ramloop[9].ram.r_n_2\,
      \douta[14]_1\(4) => \ramloop[9].ram.r_n_3\,
      \douta[14]_1\(3) => \ramloop[9].ram.r_n_4\,
      \douta[14]_1\(2) => \ramloop[9].ram.r_n_5\,
      \douta[14]_1\(1) => \ramloop[9].ram.r_n_6\,
      \douta[14]_1\(0) => \ramloop[9].ram.r_n_7\,
      \douta[14]_2\(7) => \ramloop[8].ram.r_n_0\,
      \douta[14]_2\(6) => \ramloop[8].ram.r_n_1\,
      \douta[14]_2\(5) => \ramloop[8].ram.r_n_2\,
      \douta[14]_2\(4) => \ramloop[8].ram.r_n_3\,
      \douta[14]_2\(3) => \ramloop[8].ram.r_n_4\,
      \douta[14]_2\(2) => \ramloop[8].ram.r_n_5\,
      \douta[14]_2\(1) => \ramloop[8].ram.r_n_6\,
      \douta[14]_2\(0) => \ramloop[8].ram.r_n_7\,
      \douta[14]_3\(7) => \ramloop[7].ram.r_n_0\,
      \douta[14]_3\(6) => \ramloop[7].ram.r_n_1\,
      \douta[14]_3\(5) => \ramloop[7].ram.r_n_2\,
      \douta[14]_3\(4) => \ramloop[7].ram.r_n_3\,
      \douta[14]_3\(3) => \ramloop[7].ram.r_n_4\,
      \douta[14]_3\(2) => \ramloop[7].ram.r_n_5\,
      \douta[14]_3\(1) => \ramloop[7].ram.r_n_6\,
      \douta[14]_3\(0) => \ramloop[7].ram.r_n_7\,
      \douta[15]\(0) => \ramloop[12].ram.r_n_8\,
      \douta[15]_0\(0) => \ramloop[10].ram.r_n_8\,
      \douta[15]_1\(0) => \ramloop[9].ram.r_n_8\,
      \douta[15]_2\(0) => \ramloop[8].ram.r_n_8\,
      \douta[15]_3\(0) => \ramloop[7].ram.r_n_8\,
      \douta[1]\(1) => \ramloop[1].ram.r_n_0\,
      \douta[1]\(0) => \ramloop[1].ram.r_n_1\,
      \douta[1]_0\(0) => \ramloop[2].ram.r_n_0\,
      \douta[4]\(1) => \ramloop[4].ram.r_n_0\,
      \douta[4]\(0) => \ramloop[4].ram.r_n_1\,
      \douta[6]\(3) => \ramloop[5].ram.r_n_0\,
      \douta[6]\(2) => \ramloop[5].ram.r_n_1\,
      \douta[6]\(1) => \ramloop[5].ram.r_n_2\,
      \douta[6]\(0) => \ramloop[5].ram.r_n_3\,
      \douta[6]_0\(1) => \ramloop[6].ram.r_n_0\,
      \douta[6]_0\(0) => \ramloop[6].ram.r_n_1\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \ramloop[4].ram.r_n_2\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(3)
    );
\ramloop[11].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\
     port map (
      DOADO(7) => \ramloop[11].ram.r_n_0\,
      DOADO(6) => \ramloop[11].ram.r_n_1\,
      DOADO(5) => \ramloop[11].ram.r_n_2\,
      DOADO(4) => \ramloop[11].ram.r_n_3\,
      DOADO(3) => \ramloop[11].ram.r_n_4\,
      DOADO(2) => \ramloop[11].ram.r_n_5\,
      DOADO(1) => \ramloop[11].ram.r_n_6\,
      DOADO(0) => \ramloop[11].ram.r_n_7\,
      DOPADOP(0) => \ramloop[11].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
\ramloop[12].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[12].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[1].ram.r_n_1\,
      addra(14 downto 0) => addra(14 downto 0),
      addra_13_sp_1 => \ramloop[1].ram.r_n_2\,
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \ramloop[4].ram.r_n_2\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(2)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_1\,
      addra(14 downto 0) => addra(14 downto 0),
      addra_14_sp_1 => \ramloop[4].ram.r_n_2\,
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_2\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \ramloop[4].ram.r_n_2\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(1)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     10.271133 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "logo_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "logo_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24576;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24576;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24576;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24576;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "logo_rom,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     10.271133 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "logo_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "logo_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 24576;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 24576;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 24576;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 24576;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
