for I/O regs in attiny84, need to add 0x20 to address
for some reason, the regs are addressed differently
depending on which instructions you use
i think we will always be using ST and LD (store and
load), so we will add 0x20

avr-gcc -mmcu=avr25 blinky01.c

objcopy -O ihex a.out blinky.hex
avrdude -p t84 -c usbtiny

avrdude -p t84 -c usbtiny -U flash:w:blinky.hex:i

------------------------------------------

ki-cad projects
 - binary-clock-01

arduino projects
 - blinky03 - success - delay - single blinking led
 - shift_reg_01 - success - shift reg - delay - full pwr - 4bit second timer
 - timer_isr_01 - success - timer isr - full pwr - single blinking led
 - timer_isr_02 - success - same as timer_isr_01
 - sleep_clock_01 - incomplete
 - sleep_clock_02 - success - timer isr - low pwr - single blinking led
 - sleep_clock_03 - unknown - timer isr - low pwr - hours/mins - no buttons
 - sleep_button_test - success - timer isr - button isr - low pwr - 2 leds

 - bin-clk-final-sw - partial success
   - timer isr, button isr
   - low pwr via idle mode
   - btn triggers on edge
   - todo:
     - verify bit order
     - chk "pwrdn" lowpwr mode
     - experiment w/ watchdog
   - displays all minutes. button partially works. bits are backwards

 - button_latch_test - success - only triggers on rising/falling edge
 - wdt_blink_test - success - setup timer w/ watchdog. blinks every 4 sec
 - wdt_blink_lowpwr - success - same as wdt_blink_test w/ sleep in pwr down
