// Seed: 2418749955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output wire id_2,
    input supply0 id_3,
    input uwire id_4,
    output uwire id_5,
    output wire id_6,
    output wand id_7,
    input wand id_8,
    output tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output logic id_14,
    output tri1 id_15,
    input tri0 id_16,
    input uwire id_17,
    output tri0 id_18,
    output wor id_19,
    input wand id_20,
    input uwire id_21,
    input supply1 id_22,
    input supply0 id_23,
    output wand id_24,
    output wire id_25,
    input supply0 id_26,
    output tri1 id_27,
    output uwire id_28,
    input tri0 id_29,
    input wor id_30,
    input tri0 id_31,
    output uwire id_32,
    output tri0 id_33
);
  wand id_35;
  tri  id_36 = 1'b0, id_37;
  module_0(
      id_36, id_35, id_37, id_37, id_35, id_37, id_35, id_37
  );
  always_ff id_14 <= id_4 - 1 & id_35;
endmodule
