# TCL File Generated by Component Editor 8.0
# Thu Jul 17 17:15:32 JST 2008
# DO NOT MODIFY


# +-----------------------------------
# | 
# | avalonif_mmcdma "avalonif_mmcdma" v1.0
# | null 2008.07.17.17:15:32
# | 
# | 
# | D:/project/c74_amethyst/amethyst/mmc_spi/avalonif_mmcdma.vhd
# | 
# |    ./avalonif_mmcdma.vhd syn, sim
# | 
# +-----------------------------------


# +-----------------------------------
# | module avalonif_mmcdma
# | 
set_module_property NAME avalonif_mmcdma
set_module_property VERSION 1.0
set_module_property GROUP "Unknown Group"
set_module_property DISPLAY_NAME avalonif_mmcdma
set_module_property LIBRARIES {ieee.std_logic_1164.all ieee.std_logic_unsigned.all ieee.std_logic_arith.all std.standard.all}
set_module_property TOP_LEVEL_HDL_FILE avalonif_mmcdma.vhd
set_module_property TOP_LEVEL_HDL_MODULE avalonif_mmcdma
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE false
set_module_property SIMULATION_MODEL_IN_VERILOG false
set_module_property SIMULATION_MODEL_IN_VHDL false
set_module_property SIMULATION_MODEL_HAS_TULIPS false
set_module_property SIMULATION_MODEL_IS_OBFUSCATED false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file avalonif_mmcdma.vhd {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_reset
# | 
add_interface clock_reset clock end
set_interface_property clock_reset ptfSchematicName ""

add_interface_port clock_reset clk clk Input 1
add_interface_port clock_reset reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point s1
# | 
add_interface s1 avalon end
set_interface_property s1 holdTime 0
set_interface_property s1 linewrapBursts false
set_interface_property s1 minimumUninterruptedRunLength 1
set_interface_property s1 bridgesToMaster ""
set_interface_property s1 isMemoryDevice false
set_interface_property s1 burstOnBurstBoundariesOnly false
set_interface_property s1 addressSpan 1024
set_interface_property s1 timingUnits Cycles
set_interface_property s1 setupTime 0
set_interface_property s1 writeWaitTime 0
set_interface_property s1 isNonVolatileStorage false
set_interface_property s1 addressAlignment DYNAMIC
set_interface_property s1 readWaitStates 2
set_interface_property s1 maximumPendingReadTransactions 0
set_interface_property s1 readWaitTime 2
set_interface_property s1 readLatency 0
set_interface_property s1 printableDevice false

set_interface_property s1 ASSOCIATED_CLOCK clock_reset

add_interface_port s1 chipselect chipselect Input 1
add_interface_port s1 address address Input 8
add_interface_port s1 read read Input 1
add_interface_port s1 readdata readdata Output 32
add_interface_port s1 write write Input 1
add_interface_port s1 writedata writedata Input 32
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point ext
# | 
add_interface ext conduit end

set_interface_property ext ASSOCIATED_CLOCK clock_reset

add_interface_port ext MMC_nCS export Output 1
add_interface_port ext MMC_SCK export Output 1
add_interface_port ext MMC_SDO export Output 1
add_interface_port ext MMC_SDI export Input 1
add_interface_port ext MMC_CD export Input 1
add_interface_port ext MMC_WP export Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point interrupt_sender
# | 
add_interface interrupt_sender interrupt end
set_interface_property interrupt_sender associatedAddressablePoint s1

set_interface_property interrupt_sender ASSOCIATED_CLOCK clock_reset

add_interface_port interrupt_sender irq irq Output 1
# | 
# +-----------------------------------
