TX
Input:
tx_eq_control<5:0>
tx_user_data_in
tx_reset
Output:
tx_powerup_good
rf_tx_inp
rf_tx_inn

RX:
Input:
rx_ctle_ctl<5:0>
rx_vga_ctl<5:0>
rx_reset
rf_rx_inp
rf_rx_inn
Output:
rx_user_data_in
rx_powerup_good
rx_phase_locked_flg
rx_recovered_clk

PLL:
Input:
pll_reset
ref_clk_diff
trimming_reg<?:0>
freq_select (experimental)
Output:
clk_ref
clk_ref_div2
clk_ref_x2
pll_powerup_good

