// Seed: 1329366945
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  assign id_3 = 1;
endmodule
