module Pipeline_tb();

reg clk,reset;
wire [31:0] WB_Data;

Pipelinemain uut(.clk(clk),.reset(reset),. WB_Data(WB_Data));
  
initial
begin
clk = 0;
reset =1;
#3 reset =0;
end
  
always
#5 clk = ~clk;
    
endmodule
