# SVDB: Port Table (ports)
# SVDB: Layout Primary basic_resistor
