import{_ as s}from"./plugin-vue_export-helper-c27b6911.js";import{r as o,o as h,c,d as i,e,a as n,w as a,f as l}from"./app-1ed3f6c2.js";const d={},u=i("h2",{id:"day1-eda基础入门",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#day1-eda基础入门","aria-hidden":"true"},"#"),e(" DAY1：EDA基础入门")],-1),_=i("strong",null,"学习小注：",-1),g={href:"https://space.bilibili.com/1189298533",target:"_blank",rel:"noopener noreferrer"},p=i("p",null,[i("strong",null,"以防看完就忘"),e("，在阅读书籍时，建议在阅读前整理EDA主要流程，构建思维导图；然后在阅读过程中补充细节。")],-1),b=i("h3",{id:"一、具体要求",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#一、具体要求","aria-hidden":"true"},"#"),e(" 一、具体要求")],-1),m=i("p",null,[i("strong",null,"学习内容")],-1),f=i("p",null,"学习《数字集成电路物理设计》 第一章和第二章，以及《超大规模集成电路物理设计：从图分割到时序收敛》第一章。",-1),D=i("li",null,"了解芯片设计基本流程，前端（需求制定，架构设计，功能设计），后端（逻辑综合，物理设计，签核分析，物理验证）",-1),A=i("h3",{id:"二、学习成果展示",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#二、学习成果展示","aria-hidden":"true"},"#"),e(" 二、学习成果展示")],-1),y=i("p",null,"整理书籍阅读笔记，并将笔记链接贴到每日记录中。",-1),w=i("h3",{id:"三、参考资料",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#三、参考资料","aria-hidden":"true"},"#"),e(" 三、参考资料")],-1),T=i("li",null,[i("strong",null,"书籍推荐"),e("：《超大规模集成电路物理设计》、《数字集成电路物理设计》。")],-1),E={href:"https://gitee.com/oscc-project/iTraining/tree/master/EDA/ppt",target:"_blank",rel:"noopener noreferrer"},S=i("hr",null,null,-1),k=i("h2",{id:"day2-逻辑综合入门",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#day2-逻辑综合入门","aria-hidden":"true"},"#"),e(" DAY2 逻辑综合入门")],-1),C=i("h3",{id:"一、具体要求-1",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#一、具体要求-1","aria-hidden":"true"},"#"),e(" 一、具体要求")],-1),P=i("p",null,[i("strong",null,"学习内容")],-1),x=i("li",null,[e("逻辑编译，了解硬件编程语言Verilog编译到内部逻辑图GTech的过程 "),i("ul",null,[i("li",null,"《Logic Synthesis in a Nutshell》（第一章）"),i("li",null,"《Synthesis and Optimization of Digital Circuits》 DT1、DT2")])],-1),v={href:"https://en.wikipedia.org/wiki/Functional_completeness",target:"_blank",rel:"noopener noreferrer"},L=i("li",null,"《Logic Synthesis in a Nutshell》（第二章）",-1),I=i("li",null,"《Synthesis and Optimization of Digital Circuits》 DT3、DT4",-1),V=l("<li>逻辑优化，了解布尔优化、逻辑等价、复杂逻辑分解，状态机优化等基本概念和方法 <ul><li>《Logic Synthesis in a Nutshell》（第三章）</li><li>《Synthesis and Optimization of Digital Circuits》 DT5、DT6</li><li>论文 DAG-Aware AIG Rewriting A Fresh Look at Combinational Logic Synthesis(<strong>选学</strong>)</li><li>论文 Delay optimization using SOP balancing(<strong>选学</strong>)</li></ul></li><li>工艺映射，将逻辑图映射到工艺门电路的过程，以及工艺映射中Cut、SuperGate等概念、面积、时序和功耗优化方法 <ul><li>《Electronic Design Automation for IC Implementation, Circuit Design》，第2章 Logic Synthesis，第3章 Power Analysis and Optimization from Circuit to Register-Transfer Levels</li><li>《Logic Synthesis in a Nutshell》（第四章）</li><li>论文 Cut ranking and pruning: enabling a general and efficient FPGA mapping solution(<strong>选学</strong>)</li><li>论文 Combinational and sequential mapping with priority cuts(<strong>选学</strong>)</li></ul></li>",2),R=i("h3",{id:"二、学习成果展示-1",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#二、学习成果展示-1","aria-hidden":"true"},"#"),e(" 二、学习成果展示")],-1),B=i("ul",null,[i("li",null,"整理书籍阅读笔记，并分享笔记链接到每日记录中.")],-1),F=i("h3",{id:"三、参考资料-1",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#三、参考资料-1","aria-hidden":"true"},"#"),e(" 三、参考资料")],-1),M=i("li",null,[i("p",null,[i("strong",null,"书籍推荐"),e("："),i("br"),e(" 1. 《集成电路设计自动化》"),i("br"),e(" 2. 《Electronic Design Automation for IC Implementation, Circuit Design》"),i("br"),e(" 3. Logic Synthesis in a Nutshell, J. H. Jiang, S. Devadas"),i("br"),e(" 4. Synthesis and Optimization of Digital Circuits, DeMicheli")])],-1),G=i("p",null,[i("strong",null,"视频链接"),e("：")],-1),N={href:"https://www.bilibili.com/video/BV1TC4y1d7Jh",target:"_blank",rel:"noopener noreferrer"},z={href:"https://www.bilibili.com/video/BV1kj411479e",target:"_blank",rel:"noopener noreferrer"},O={href:"https://www.bilibili.com/video/BV1F94y187se",target:"_blank",rel:"noopener noreferrer"},H={href:"https://www.bilibili.com/video/BV1cu4y147L7",target:"_blank",rel:"noopener noreferrer"},Y=i("p",null,[i("strong",null,"工具"),e("：")],-1),W={href:"https://gitee.com/oscc-project/iMAP",target:"_blank",rel:"noopener noreferrer"},j={href:"https://github.com/berkeley-abc/abc",target:"_blank",rel:"noopener noreferrer"},J={href:"https://github.com/YosysHQ/yosys",target:"_blank",rel:"noopener noreferrer"},U=l('<hr><h2 id="day3-布图和布局入门" tabindex="-1"><a class="header-anchor" href="#day3-布图和布局入门" aria-hidden="true">#</a> DAY3 布图和布局入门</h2><h3 id="一、具体要求-2" tabindex="-1"><a class="header-anchor" href="#一、具体要求-2" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><ol><li>布图（FloorPlan）基础知识，包括分割（Partition）、IO规划、电源网络规划、宏单元放置等，具体可以学习<br> - 《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》 第三章<br> - 《Handbook of Algorithms For Physical Design Automation》: Part III(<strong>选学</strong>)<br> - 《Electronic Design Automation》：Chaper 10</li><li>布局基础知识，包括超图概念，线长模型，密度模型，优化方法等，可学习书籍<br> - 《Handbook of Algorithms For Physical Design Automation》 Part Ⅳ<br> - 《Electronic Design Automation》Chaper 11<br> - 《超大规模集成电路物理设计：从图分割到时序收敛》第4章 全局和详细布局。</li><li>最优化/组合优化基础，可学习书籍《Combinatorial optimization. Theory and algorithms》(<strong>选学</strong>)</li></ol><h3 id="二、学习成果展示-2" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示-2" aria-hidden="true">#</a> 二、学习成果展示</h3><ul><li>整理书籍阅读笔记，并分享笔记链接到每日记录中.</li></ul><h3 id="三、参考资料-2" tabindex="-1"><a class="header-anchor" href="#三、参考资料-2" aria-hidden="true">#</a> 三、参考资料</h3>',8),X=i("li",null,[i("strong",null,"书籍推荐"),e("：《超大规模集成电路物理设计》、《数字集成电路物理设计》。")],-1),q=i("strong",null,"视频链接：",-1),Q={href:"https://www.bilibili.com/video/BV1W14y1B7n",target:"_blank",rel:"noopener noreferrer"},K={href:"https://www.bilibili.com/video/BV1GN411h7b3/?spm_id_from=333.999.0.0&vd_source=db6d06160a4c6ef1c3194042b1b9bbe2",target:"_blank",rel:"noopener noreferrer"},Z={href:"https://www.bilibili.com/video/BV1CX4y1j7eb",target:"_blank",rel:"noopener noreferrer"},$=i("hr",null,null,-1),ii=i("h2",{id:"day4-时钟树综合入门",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#day4-时钟树综合入门","aria-hidden":"true"},"#"),e(" DAY4 时钟树综合入门")],-1),ei=i("h3",{id:"一、具体要求-3",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#一、具体要求-3","aria-hidden":"true"},"#"),e(" 一、具体要求")],-1),ni=i("p",null,[i("strong",null,"学习内容")],-1),ti=i("br",null,null,-1),li=i("br",null,null,-1),ri={href:"https://www.eng.biu.ac.il/temanad/files/2017/02/Lecture-8-CTS.pdf",target:"_blank",rel:"noopener noreferrer"},oi=i("br",null,null,-1),ai={href:"https://anysilicon.com/clock-tree-synthesis/",target:"_blank",rel:"noopener noreferrer"},si={href:"https://vlsitalks.com/physical-design/cts/",target:"_blank",rel:"noopener noreferrer"},hi=i("strong",null,"选学",-1),ci=i("li",null,[e("DME，《A computer aided design software module for clock tree synthesis in very large scale integration design》("),i("strong",null,"选学"),e(")")],-1),di=i("li",null,[e("时序计算("),i("strong",null,"选学"),e(")"),i("br"),e(" Linear Delay: Timing characterization of clock buffers for clock tree synthesis"),i("br"),e(" PERI: Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees"),i("br"),e(" Bakoglu Metric: Circuits, interconnections, and packaging for VLSI")],-1),ui=i("h3",{id:"二、学习成果展示-3",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#二、学习成果展示-3","aria-hidden":"true"},"#"),e(" 二、学习成果展示")],-1),_i=i("ul",null,[i("li",null,"整理书籍阅读笔记，并分享笔记链接到每日记录中.")],-1),gi=i("h3",{id:"三、参考资料-3",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#三、参考资料-3","aria-hidden":"true"},"#"),e(" 三、参考资料")],-1),pi=i("li",null,[i("strong",null,"书籍推荐"),e("：《数字集成电路物理设计》第四章 时钟树综合，《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》第七章 Special Routing")],-1),bi=i("strong",null,"视频链接",-1),mi={href:"https://www.bilibili.com/video/BV1rT4y1W7JF/?spm_id_from=333.999.0.0",target:"_blank",rel:"noopener noreferrer"},fi=l('<hr><h2 id="day5-布线入门" tabindex="-1"><a class="header-anchor" href="#day5-布线入门" aria-hidden="true">#</a> DAY5 布线入门</h2><h3 id="一、具体要求-4" tabindex="-1"><a class="header-anchor" href="#一、具体要求-4" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><ol><li>学习绕线基本概念，包括Routing Track（Column），Gcell， 斯坦纳树（Steiner Tree），常见DRC规则（Short、Space、Min Area）等基础概念</li><li>学习绕线基本流程，包括Global Routing、Detail Routing（包含Track Assignment，Pin Access、Rip-Up and Reroute等）</li><li>学习绕线基本算法，迷宫算法，模式布线、AStar算法。</li></ol><p>可学习以下章节：</p><ul><li>《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》第五章和第六章</li><li>《数字集成电路物理设计》 第5章 布线， 附录7 LEF文档简介，附录9 DEF文档简介</li></ul><h3 id="二、学习成果展示-4" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示-4" aria-hidden="true">#</a> 二、学习成果展示</h3><ul><li>整理书籍阅读笔记，并分享笔记链接到每日记录中.</li></ul><h3 id="三、参考资料-4" tabindex="-1"><a class="header-anchor" href="#三、参考资料-4" aria-hidden="true">#</a> 三、参考资料</h3>',10),Di=i("li",null,[i("strong",null,"书籍推荐"),e("：《数字集成电路物理设计》《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》")],-1),Ai=i("strong",null,"视频链接",-1),yi={href:"https://www.bilibili.com/video/BV1C94y1g75d/?spm_id_from=333.999.0.0",target:"_blank",rel:"noopener noreferrer"},wi=i("strong",null,"视频链接",-1),Ti={href:"https://www.bilibili.com/video/BV1yG411q7EX/?spm_id_from=333.999.0.0",target:"_blank",rel:"noopener noreferrer"},Ei=i("strong",null,"视频链接",-1),Si={href:"https://www.bilibili.com/video/BV1s94y1g7nT/?spm_id_from=333.999.0.0",target:"_blank",rel:"noopener noreferrer"},ki=l('<hr><h2 id="day6-day7-静态时序分析和优化" tabindex="-1"><a class="header-anchor" href="#day6-day7-静态时序分析和优化" aria-hidden="true">#</a> DAY6-DAY7 静态时序分析和优化</h2><h3 id="一、具体要求-5" tabindex="-1"><a class="header-anchor" href="#一、具体要求-5" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><p>1.数字电路基础知识，包括MOSFET、组合逻辑电路、时序逻辑电路，可学习书籍《数字电路与逻辑设计》第1-5章。<br> 2.Verilog语言学习,包括Module、Port、Netlist，可学习书籍《Verilog HDL数字设计与综合》第1-6章。<br> 3.时序基础概念，包括Delay、Transition Time（Slew）、Skew，Clock Domain，Cell Library，Slack，Timing Arc、Timing Path，可学习书籍《Static Timing Analysis for Nanometer Designs》第1-2章。<br> 4. 延时计算（Delay Calculation），包括Cell Delay、SPEF、Interconnect Delay计算方法，可学习书籍《Static Timing Analysis for Nanometer Designs》第3-5章，另外可阅读补充书籍和论文关于AWE、Arnodi等模型降阶的计算方法(<strong>选学</strong>)。<br> 5. 时序约束（SDC），包括create_clock，set_input_delay，set_output_delay，set_max_fanout，set_max_transition等，可学习书籍《Static Timing Analysis for Nanometer Designs》第7章。<br> 6.时序传播和分析（STA），包括Setup/Hold，Multicycle Path，Recovery/Removal，可学习书籍《Static Timing Analysis for Nanometer Designs》第8章。<br> 7. 时序分析优化方法（Gate Sizing，Buffering等），可以学习书籍《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》第八章：对时序收敛、时序优化技术有个初步认识</p><h3 id="二、学习成果展示-5" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示-5" aria-hidden="true">#</a> 二、学习成果展示</h3><ul><li>整理书籍阅读笔记，并分享笔记链接到每日记录中.</li></ul><h3 id="三、参考资料-5" tabindex="-1"><a class="header-anchor" href="#三、参考资料-5" aria-hidden="true">#</a> 三、参考资料</h3>',8),Ci=i("li",null,[i("strong",null,"书籍推荐"),e("：《数字集成电路物理设计》、《MK_Static Timing Analysis For Nanometer Designs》、《集成电路静态时序分析与建模》、《Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology》第十章：Gate sizing survey")],-1),Pi=i("strong",null,"视频链接",-1),xi={href:"https://www.bilibili.com/video/BV1sp4y137bc/?spm_id_from=333.788.recommend_more_video.1",target:"_blank",rel:"noopener noreferrer"},vi={href:"https://www.bilibili.com/video/BV1a14y1B7uz",target:"_blank",rel:"noopener noreferrer"},Li={href:"https://www.bilibili.com/video/BV16X4y177xr",target:"_blank",rel:"noopener noreferrer"},Ii={href:"https://www.bilibili.com/video/BV1LX4y177oQ/?spm_id_from=333.999.0.0&vd_source=db6d06160a4c6ef1c3194042b1b9bbe2",target:"_blank",rel:"noopener noreferrer"},Vi={href:"https://www.bilibili.com/video/BV1TF411k7kF",target:"_blank",rel:"noopener noreferrer"},Ri=l("<li><strong>补充阅读材料</strong>： <ol><li>Neil H. E. Weste, David Money Harris 《CMOS VLSI Design A Circuits and Systems Perspective (4th Edition) 》</li><li>喻文健《超大规模集成电路分析与综合》</li><li>刘峰《集成电路静态时序分析与建模 》</li><li>Eli Chiprout, Michel S. Nakhla 《Asymptotic Waveform Evaluation And Moment Matching for Interconnect Analysis 》</li><li>Sheldon Tan, Lei He《Advanced Model Order Reduction Techniques In VLSI Design》</li><li>论文《PRIMA: Passive Reduced-Order<br> Interconnect Macromodeling Algorithm》</li><li>论文《TICER Realizable Reduction of Extracted RC Circuits》</li><li>手册《prime time user guide》</li></ol></li>",1);function Bi(Fi,Mi){const t=o("ExternalLinkIcon"),r=o("RouterLink");return h(),c("div",null,[u,i("p",null,[_,e(" 接下来就要正式开始学习EDA了，了解EDA流程，各个环节的目的与参考指标有哪些，课题介绍可以先浏览"),i("a",g,[e("iEDA B站视频号"),n(t)]),e("，若学习中有什么问题想法，也可以联系询问iEDA的相关课题的老师同学。")]),p,b,m,f,i("ol",null,[D,i("li",null,[e("了解物理设计"),n(r,{to:"/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html"},{default:a(()=>[e("VLSI流程")]),_:1}),e("、工具、子步骤。")]),i("li",null,[n(r,{to:"/train/eda/chip-circuit/Part_2-chip_files/"},{default:a(()=>[e("芯片设计标准格式文件")]),_:1}),e("，包括Verilog、LEF/DEF、Liberty、SPEF、SDC等")])]),A,y,w,i("ul",null,[T,i("li",null,[i("strong",null,[i("a",E,[e("图像资料"),n(t)])]),e("：《EDA后端数据流图_郭帆.png》、《EDA后端流程图_伍振东.png》、《EDA后端流程思维导图_王瑞.png》.")])]),S,k,C,P,i("ol",null,[x,i("li",null,[e("逻辑表示，了解逻辑表示包括BDD、AIG、MIG等表示方法 "),i("ul",null,[i("li",null,[i("a",v,[e("逻辑完备集"),n(t)])]),L,I])]),V]),R,B,F,i("ul",null,[M,i("li",null,[G,i("ul",null,[i("li",null,[i("a",N,[e("iEDA-Tutorial-第四期：iEDA-iMAP工具介绍"),n(t)])]),i("li",null,[i("a",z,[e("iEDA-Tutorial-第四期：iEDA-AiMAP工艺映射算法"),n(t)])]),i("li",null,[i("a",O,[e("iEDA-Tutorial-第四期：iEDA-并行化逻辑重写算法"),n(t)])]),i("li",null,[i("a",H,[e("iEDA-Tutorial-第四期：iEDA-iATPG工具介绍"),n(t)])])])]),i("li",null,[Y,i("ol",null,[i("li",null,[e("iMap: "),i("a",W,[e("https://gitee.com/oscc-project/iMAP"),n(t)])]),i("li",null,[e("berkeley-abc: "),i("a",j,[e("https://github.com/berkeley-abc/abc"),n(t)])]),i("li",null,[e("yosys: "),i("a",J,[e("https://github.com/YosysHQ/yosys"),n(t)])])])])]),U,i("ul",null,[X,i("li",null,[q,i("ul",null,[i("li",null,[i("a",Q,[e("iEDA-Tutorial-第二期：iEDA-iFP及iPDN工具架构、特性与使用"),n(t)])]),i("li",null,[i("a",K,[e("iEDA-Tutorial-第二期：iEDA-iPL 问题介绍、架构、使用与规划"),n(t)])]),i("li",null,[i("a",Z,[e("iEDA-Tutorial-第二期：iEDA-iPL关键技术"),n(t)])])])])]),$,ii,ei,ni,i("ol",null,[i("li",null,[e("时钟树综合基础，包括时钟树构成（时钟源、时钟缓冲器、时钟反相器），时钟树拓扑（Tree、Mesh等），时钟树综合常用算法（Zero Skew、Useful Skew等）"),ti,e(" 《Electronic Design Automation: Synthesis, Verification, and Test 》 CHAPTER 13 Synthesis of clock and power/ground networks"),li,i("a",ri,[e("BIU Lecture"),n(t)]),oi,e(" Modern CTS Summary Paper: Performance Analysis on Skew Optimized Clock Tree Synthesis")]),i("li",null,[e("CTS设计原则，Ultimate Guide: "),i("a",ai,[e("Clock Tree Synthesis"),n(t)])]),i("li",null,[e("商业工具（Innovus）"),i("a",si,[e("Design Flow"),n(t)]),e("("),hi,e(")")]),ci,di]),ui,_i,gi,i("ul",null,[pi,i("li",null,[bi,e("："),i("a",mi,[e("iEDA-Tutorial-第五期：iEDA-iCTS问题、研究内容和计划"),n(t)])])]),fi,i("ul",null,[Di,i("li",null,[Ai,e("："),i("a",yi,[e("iEDA-Tutorial-第五期：iEDA-iRT整体，GR问题，研究内容与计划"),n(t)])]),i("li",null,[wi,e("："),i("a",Ti,[e("iEDA-Tutorial-第五期：iEDA-iRT详细布线问题、研究内容与计划"),n(t)])]),i("li",null,[Ei,e("："),i("a",Si,[e("iEDA-Tutorial-第五期：iEDA-iDRC问题、研究内容与计划"),n(t)])])]),ki,i("ul",null,[Ci,i("li",null,[Pi,e("： "),i("ul",null,[i("li",null,[i("a",xi,[e("iEDA-Tutorial-第一期：iSTA和iPW整体介绍"),n(t)])]),i("li",null,[i("a",vi,[e("iEDA-Tutorial-第一期：iSTA工具架构、特性、API与使用"),n(t)])]),i("li",null,[i("a",Li,[e("iEDA-Tutorial-第一期：iSTA关键技术研究"),n(t)])]),i("li",null,[i("a",Ii,[e("iEDA-Tutorial-第二期：iEDA-iTO工具架构、特性与关键技术"),n(t)])]),i("li",null,[i("a",Vi,[e("2023 开源芯片技术生态论坛：基于Yosys和iSTA的数字前端时序评估"),n(t)])])])]),Ri])])}const zi=s(d,[["render",Bi],["__file","w4_EDA.html.vue"]]);export{zi as default};
