<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
		<BASEFONT="times" size"3">
		<table width="600" cellpadding="10">
			<tr>
				<td width="600">The Verilog term for an array is <a href="javascript:parent.goGlossHash('#memory')"><font color="#B22222">memory</font></a>. In Verilog, arrays are restricted to be singly-dimensioned, and may only be registers. The format of a memory declaration is:
					<p></p>
					<dl>
						<dd><tt>reg [range] identifier range ;</tt>
							<p></p>
					</dl>
					The first range specifier indicates how wide each element is, just like in a regular register declaration. The second range specifier indicates how many elements are in the array. In both cases, the range specifiers must be composed of constant expressions.
					<p></p>
					<center>
						<img src="images/v0239g1.gif" height="115" width="472"></center>
					<p>The following are examples of memory declarations.</p>
					<p></p>
					<center>
						<a href="JavaScript:parent.dispWindow('v02114r1.htm','Example')"><img src="images/vexample.gif" height="39" width="91" border="0"></a></center>
				</td>
			</tr>
		</table>
	</body>

</html>