Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 625604a5d6604a098a6bee6f271823cb --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_board_behav xil_defaultlib.test_for_board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'a' [C:/CPU/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'a' [C:/CPU/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/new/DRAM.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
