Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Tue Feb 16 20:42:38 2021
| Host              : havi running 64-bit Pop!_OS 20.10
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.845    -2781.673                   1980                75738        0.009        0.000                      0                75738        0.166        0.000                       0                 23591  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_N  {0.000 3.125}        6.250           160.000         
clk_pl_0   {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_REF_N           0.401        0.000                      0                 1154        0.044        0.000                      0                 1154        2.582        0.000                       0                   193  
clk_pl_0           -0.833     -273.127                   1856                74584        0.009        0.000                      0                74584        0.166        0.000                       0                 23398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      CLK_REF_N          -2.283      -95.612                     43                   43        0.017        0.000                      0                   43  
CLK_REF_N     clk_pl_0           -2.845    -2524.140                   1058                 1058        0.407        0.000                      0                 1058  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_N
  To Clock:  CLK_REF_N

Setup :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 external_counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.236ns  (logic 0.097ns (4.338%)  route 2.139ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 9.356 - 6.250 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 6.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.170ns (routing 1.272ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329     6.580    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     6.677 r  external_counter_reg[18]/Q
                         net (fo=25, routed)          2.139     8.816    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[18]
    RAMB36_X3Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.170     9.356    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.716    
                         clock uncertainty           -0.235     9.480    
    RAMB36_X3Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                     -0.264     9.216    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 external_counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.232ns  (logic 0.097ns (4.346%)  route 2.135ns (95.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 9.352 - 6.250 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 6.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.166ns (routing 1.272ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329     6.580    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     6.677 r  external_counter_reg[18]/Q
                         net (fo=25, routed)          2.135     8.812    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[18]
    RAMB36_X3Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.166     9.352    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.712    
                         clock uncertainty           -0.235     9.476    
    RAMB36_X3Y5          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                     -0.264     9.212    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 external_counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.155ns  (logic 0.097ns (4.501%)  route 2.058ns (95.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 9.286 - 6.250 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 6.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.100ns (routing 1.272ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329     6.580    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     6.677 r  external_counter_reg[18]/Q
                         net (fo=25, routed)          2.058     8.735    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[18]
    RAMB36_X2Y11         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.100     9.286    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y11         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.646    
                         clock uncertainty           -0.235     9.410    
    RAMB36_X2Y11         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                     -0.264     9.146    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 external_counter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[6]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.128ns  (logic 0.097ns (4.558%)  route 2.031ns (95.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 9.289 - 6.250 ) 
    Source Clock Delay      (SCD):    3.462ns = ( 6.587 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.336ns (routing 1.401ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.272ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.336     6.587    clk_ref_BUFG
    SLICE_X17Y21         FDRE                                         r  external_counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     6.684 r  external_counter_reg[6]/Q
                         net (fo=25, routed)          2.031     8.715    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[6]
    RAMB36_X2Y1          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.103     9.289    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y1          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.649    
                         clock uncertainty           -0.235     9.413    
    RAMB36_X2Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[6])
                                                     -0.285     9.128    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 external_counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.095ns  (logic 0.097ns (4.630%)  route 1.998ns (95.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 9.264 - 6.250 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 6.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.078ns (routing 1.272ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329     6.580    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     6.677 r  external_counter_reg[18]/Q
                         net (fo=25, routed)          1.998     8.675    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[18]
    RAMB36_X2Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.078     9.264    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.624    
                         clock uncertainty           -0.235     9.388    
    RAMB36_X2Y6          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                     -0.264     9.124    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 external_counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.098ns  (logic 0.097ns (4.623%)  route 2.001ns (95.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 9.330 - 6.250 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 6.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329     6.580    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     6.677 r  external_counter_reg[18]/Q
                         net (fo=25, routed)          2.001     8.678    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[18]
    RAMB36_X2Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.144     9.330    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.319     9.649    
                         clock uncertainty           -0.235     9.413    
    RAMB36_X2Y12         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                     -0.264     9.149    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 external_counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[12]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.031ns  (logic 0.096ns (4.727%)  route 1.935ns (95.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 9.330 - 6.250 ) 
    Source Clock Delay      (SCD):    3.461ns = ( 6.586 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.335ns (routing 1.401ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.335     6.586    clk_ref_BUFG
    SLICE_X17Y22         FDRE                                         r  external_counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     6.682 r  external_counter_reg[12]/Q
                         net (fo=25, routed)          1.935     8.617    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[12]
    RAMB36_X2Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.144     9.330    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.319     9.649    
                         clock uncertainty           -0.235     9.413    
    RAMB36_X2Y12         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[12])
                                                     -0.284     9.129    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 external_counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.041ns  (logic 0.097ns (4.753%)  route 1.944ns (95.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 9.277 - 6.250 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 6.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.091ns (routing 1.272ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329     6.580    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     6.677 r  external_counter_reg[18]/Q
                         net (fo=25, routed)          1.944     8.621    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[18]
    RAMB36_X2Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.091     9.277    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.637    
                         clock uncertainty           -0.235     9.401    
    RAMB36_X2Y8          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                     -0.264     9.137    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 external_counter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[6]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        1.999ns  (logic 0.097ns (4.852%)  route 1.902ns (95.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 9.286 - 6.250 ) 
    Source Clock Delay      (SCD):    3.462ns = ( 6.587 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.336ns (routing 1.401ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.100ns (routing 1.272ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.336     6.587    clk_ref_BUFG
    SLICE_X17Y21         FDRE                                         r  external_counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     6.684 r  external_counter_reg[6]/Q
                         net (fo=25, routed)          1.902     8.586    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[6]
    RAMB36_X2Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.100     9.286    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.646    
                         clock uncertainty           -0.235     9.410    
    RAMB36_X2Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[6])
                                                     -0.285     9.125    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 external_counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.014ns  (logic 0.097ns (4.816%)  route 1.917ns (95.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 9.281 - 6.250 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 6.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.272ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329     6.580    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     6.677 r  external_counter_reg[18]/Q
                         net (fo=25, routed)          1.917     8.594    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[18]
    RAMB36_X2Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.095     9.281    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     9.641    
                         clock uncertainty           -0.235     9.405    
    RAMB36_X2Y9          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                     -0.264     9.141    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  0.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 beat_0_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            beat_0_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.221ns (routing 0.716ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.798ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.221     1.724    clk_ref_BUFG
    SLICE_X30Y41         FDRE                                         r  beat_0_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.763 r  beat_0_q1_reg/Q
                         net (fo=26, routed)          0.027     1.790    beat_0_q1_reg_n_0
    SLICE_X30Y41         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.805 r  beat_0_q1_i_1/O
                         net (fo=1, routed)           0.015     1.820    beat_0_q1_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  beat_0_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.377     2.038    clk_ref_BUFG
    SLICE_X30Y41         FDRE                                         r  beat_0_q1_reg/C
                         clock pessimism             -0.308     1.730    
    SLICE_X30Y41         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.776    beat_0_q1_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.798ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     1.688    clk_ref_BUFG
    SLICE_X23Y29         FDRE                                         r  reset_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.727 r  reset_counter_reg[27]/Q
                         net (fo=4, routed)           0.048     1.775    reset_counter[27]
    SLICE_X23Y29         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.792 r  reset_counter_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.007     1.799    p_2_in[27]
    SLICE_X23Y29         FDRE                                         r  reset_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.336     1.997    clk_ref_BUFG
    SLICE_X23Y29         FDRE                                         r  reset_counter_reg[27]/C
                         clock pessimism             -0.303     1.694    
    SLICE_X23Y29         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.740    reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.798ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     1.688    clk_ref_BUFG
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.727 r  reset_counter_reg[19]/Q
                         net (fo=7, routed)           0.048     1.775    reset_counter[19]
    SLICE_X23Y28         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.792 r  reset_counter_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.799    p_2_in[19]
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.337     1.998    clk_ref_BUFG
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[19]/C
                         clock pessimism             -0.304     1.694    
    SLICE_X23Y28         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.740    reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 reset_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.798ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     1.688    clk_ref_BUFG
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.727 r  reset_counter_reg[17]/Q
                         net (fo=8, routed)           0.049     1.776    reset_counter[17]
    SLICE_X23Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.793 r  reset_counter_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.800    p_2_in[17]
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.337     1.998    clk_ref_BUFG
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[17]/C
                         clock pessimism             -0.304     1.694    
    SLICE_X23Y28         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.740    reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 external_counter_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            external_counter_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 5.122 - 3.125 ) 
    Source Clock Delay      (SCD):    1.688ns = ( 4.813 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.798ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     4.813    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     4.852 r  external_counter_reg[17]/Q
                         net (fo=25, routed)          0.049     4.901    external_counter[17]
    SLICE_X17Y23         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     4.918 r  external_counter_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.007     4.925    external_counter_reg[23]_i_1_n_14
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.336     5.122    clk_ref_BUFG
    SLICE_X17Y23         FDRE                                         r  external_counter_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.303     4.819    
    SLICE_X17Y23         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     4.865    external_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.865    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 reset_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.186ns (routing 0.716ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.798ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.186     1.689    clk_ref_BUFG
    SLICE_X23Y27         FDRE                                         r  reset_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.728 r  reset_counter_reg[9]/Q
                         net (fo=7, routed)           0.049     1.777    reset_counter[9]
    SLICE_X23Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.794 r  reset_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.801    p_2_in[9]
    SLICE_X23Y27         FDRE                                         r  reset_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.338     1.999    clk_ref_BUFG
    SLICE_X23Y27         FDRE                                         r  reset_counter_reg[9]/C
                         clock pessimism             -0.304     1.695    
    SLICE_X23Y27         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.741    reset_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 external_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            external_counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N fall@3.125ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 5.123 - 3.125 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 4.814 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.186ns (routing 0.716ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.798ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.186     4.814    clk_ref_BUFG
    SLICE_X17Y21         FDRE                                         r  external_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     4.853 r  external_counter_reg[1]/Q
                         net (fo=25, routed)          0.049     4.902    external_counter[1]
    SLICE_X17Y21         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     4.919 r  external_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.007     4.926    external_counter_reg[7]_i_1_n_14
    SLICE_X17Y21         FDRE                                         r  external_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.337     5.123    clk_ref_BUFG
    SLICE_X17Y21         FDRE                                         r  external_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.303     4.820    
    SLICE_X17Y21         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     4.866    external_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.866    
                         arrival time                           4.926    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 reset_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.798ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     1.688    clk_ref_BUFG
    SLICE_X23Y29         FDRE                                         r  reset_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.727 r  reset_counter_reg[26]/Q
                         net (fo=5, routed)           0.050     1.777    reset_counter[26]
    SLICE_X23Y29         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.794 r  reset_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.007     1.801    p_2_in[26]
    SLICE_X23Y29         FDRE                                         r  reset_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.336     1.997    clk_ref_BUFG
    SLICE_X23Y29         FDRE                                         r  reset_counter_reg[26]/C
                         clock pessimism             -0.303     1.694    
    SLICE_X23Y29         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.740    reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 reset_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.798ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     1.688    clk_ref_BUFG
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.727 r  reset_counter_reg[18]/Q
                         net (fo=5, routed)           0.050     1.777    reset_counter[18]
    SLICE_X23Y28         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.794 r  reset_counter_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.801    p_2_in[18]
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.337     1.998    clk_ref_BUFG
    SLICE_X23Y28         FDRE                                         r  reset_counter_reg[18]/C
                         clock pessimism             -0.304     1.694    
    SLICE_X23Y28         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.740    reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 reset_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.189ns (routing 0.716ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.798ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.189     1.692    clk_ref_BUFG
    SLICE_X23Y27         FDRE                                         r  reset_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.731 r  reset_counter_reg[15]/Q
                         net (fo=7, routed)           0.050     1.781    reset_counter[15]
    SLICE_X23Y27         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.798 r  reset_counter_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.805    p_2_in[15]
    SLICE_X23Y27         FDRE                                         r  reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.642    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.661 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.342     2.003    clk_ref_BUFG
    SLICE_X23Y27         FDRE                                         r  reset_counter_reg[15]/C
                         clock pessimism             -0.305     1.698    
    SLICE_X23Y27         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.744    reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REF_N
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLK_REF_P }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y4   DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y5   DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y11  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y5   DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y6   DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y3   DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y4   DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y9   DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y7   DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y1   DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y3   DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y2   DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y12  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y5   DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y6   DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y4   DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y4   DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y4   DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y11  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y11  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y5   DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y6   DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y2   DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y0   DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y6   DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y4   DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y5   DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y11  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y5   DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y6   DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :         1856  Failing Endpoints,  Worst Slack       -0.833ns,  Total Violation     -273.127ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.638ns  (logic 0.275ns (16.789%)  route 1.363ns (83.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 5.291 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.736ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          0.988     4.906    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/TREADY
    SLICE_X33Y22         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.085 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_1/O
                         net (fo=2, routed)           0.375     5.460    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X3Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.791     5.291    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X3Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     5.468    
                         clock uncertainty           -0.287     5.181    
    RAMB36_X3Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.628    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.828ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.801ns  (logic 0.274ns (15.214%)  route 1.527ns (84.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 5.459 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.736ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          1.155     5.073    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/TREADY
    SLICE_X18Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     5.251 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst_i_1__9/O
                         net (fo=2, routed)           0.372     5.623    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y11         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.959     5.459    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y11         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     5.636    
                         clock uncertainty           -0.287     5.349    
    RAMB36_X2Y11         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.796    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                 -0.828    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.724ns  (logic 0.275ns (15.951%)  route 1.449ns (84.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 5.393 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.736ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          0.923     4.841    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/TREADY
    SLICE_X15Y17         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.020 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst_i_1__12/O
                         net (fo=2, routed)           0.526     5.546    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.893     5.393    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     5.570    
                         clock uncertainty           -0.287     5.283    
    RAMB36_X1Y3          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.730    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.890ns  (logic 0.196ns (10.370%)  route 1.694ns (89.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 5.618 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.736ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          0.815     4.733    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/TREADY
    SLICE_X15Y22         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.833 r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst_i_1__18/O
                         net (fo=2, routed)           0.879     5.712    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       2.118     5.618    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.122     5.740    
                         clock uncertainty           -0.287     5.453    
    RAMB36_X2Y12         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.900    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.900    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 -0.813    

Slack (VIOLATED) :        -0.769ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.780ns  (logic 0.159ns (8.933%)  route 1.621ns (91.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 5.497 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.736ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          1.250     5.168    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/TREADY
    SLICE_X13Y7          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.232 r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst_i_1__22/O
                         net (fo=2, routed)           0.371     5.602    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.997     5.497    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     5.674    
                         clock uncertainty           -0.287     5.387    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.834    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.834    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                 -0.769    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.703ns  (logic 0.196ns (11.509%)  route 1.507ns (88.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 5.437 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.736ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          1.029     4.947    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/TREADY
    SLICE_X15Y32         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     5.047 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst_i_1__0/O
                         net (fo=2, routed)           0.478     5.525    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.937     5.437    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     5.614    
                         clock uncertainty           -0.287     5.327    
    RAMB36_X2Y6          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.774    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.774    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.749ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.546ns  (logic 0.196ns (12.678%)  route 1.350ns (87.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.283 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.736ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          0.975     4.893    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/TREADY
    SLICE_X18Y22         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     4.993 r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst_i_1__7/O
                         net (fo=2, routed)           0.375     5.368    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.783     5.283    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     5.460    
                         clock uncertainty           -0.287     5.173    
    RAMB36_X2Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.620    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.620    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                 -0.749    

Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 we_byte_reg[30]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.770ns  (logic 0.196ns (11.073%)  route 1.574ns (88.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 5.373 - 3.333 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 3.823 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.950ns (routing 0.814ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.736ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.950     3.823    CLK
    SLICE_X26Y46         FDRE                                         r  we_byte_reg[30]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.919 r  we_byte_reg[30]_replica/Q
                         net (fo=5, routed)           0.679     4.598    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/we_byte[30]_repN_alias
    SLICE_X33Y66         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.698 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.895     5.593    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_17
    RAMB36_X5Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.873     5.373    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.122     5.495    
                         clock uncertainty           -0.287     5.208    
    RAMB36_X5Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     4.847    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          4.847    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.752ns  (logic 0.209ns (11.929%)  route 1.543ns (88.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 5.496 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.736ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          0.823     4.741    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/TREADY
    SLICE_X15Y22         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.854 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst_i_1__13/O
                         net (fo=2, routed)           0.720     5.575    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.996     5.496    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     5.673    
                         clock uncertainty           -0.287     5.386    
    RAMB36_X0Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.833    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.833    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.717ns  (required time - arrival time)
  Source:                 TREADY_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk_pl_0 rise@3.333ns - clk_pl_0 fall@1.666ns)
  Data Path Delay:        1.702ns  (logic 0.134ns (7.873%)  route 1.568ns (92.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 5.471 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns = ( 3.822 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.949ns (routing 0.814ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.736ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      1.666     1.666 f  
    PS8_X0Y0             PS8                          0.000     1.666 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     1.844    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     1.873 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.949     3.822    CLK
    SLICE_X24Y39         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.918 r  TREADY_reg/Q
                         net (fo=24, routed)          1.028     4.946    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/TREADY
    SLICE_X15Y32         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     4.984 r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst_i_1__4/O
                         net (fo=2, routed)           0.540     5.524    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.971     5.471    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     5.648    
                         clock uncertainty           -0.287     5.361    
    RAMB36_X1Y6          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.808    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.808    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 -0.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1099]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.073ns (27.547%)  route 0.192ns (72.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.711ns (routing 0.736ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.711     1.878    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/aclk
    SLICE_X18Y53         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1099]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.951 r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1099]/Q
                         net (fo=1, routed)           0.192     2.143    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/DIC1
    SLICE_X19Y60         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.986     2.193    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X19Y60         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/CLK
                         clock pessimism             -0.122     2.071    
    SLICE_X19Y60         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.063     2.134    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.070ns (24.648%)  route 0.214ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.711ns (routing 0.736ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.711     1.878    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/aclk
    SLICE_X18Y53         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.948 r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1106]/Q
                         net (fo=1, routed)           0.214     2.162    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/DIG0
    SLICE_X19Y60         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.986     2.193    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X19Y60         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG/CLK
                         clock pessimism             -0.122     2.071    
    SLICE_X19Y60         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.153    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1178]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.073ns (30.802%)  route 0.164ns (69.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.814ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X25Y70         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.933 r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1178]/Q
                         net (fo=1, routed)           0.164     2.097    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIA1
    SLICE_X20Y70         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.990     2.197    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X20Y70         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.171     2.026    
    SLICE_X20Y70         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     2.087    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1295]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.070ns (25.641%)  route 0.203ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.680ns (routing 0.736ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.814ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.680     1.847    desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X26Y75         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1295]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.917 r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1295]/Q
                         net (fo=1, routed)           0.203     2.120    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DID0
    SLICE_X24Y73         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.994     2.201    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X24Y73         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/CLK
                         clock pessimism             -0.171     2.030    
    SLICE_X24Y73         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     2.110    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][228]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.073ns (28.405%)  route 0.184ns (71.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.687ns (routing 0.736ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.814ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.687     1.854    desing_ins/design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X22Y64         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.927 r  desing_ins/design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][228]/Q
                         net (fo=1, routed)           0.184     2.111    desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIF0
    SLICE_X19Y67         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.984     2.191    desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X19Y67         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/CLK
                         clock pessimism             -0.171     2.020    
    SLICE_X19Y67         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     2.101    desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.071ns (30.342%)  route 0.163ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.671ns (routing 0.736ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.814ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.671     1.838    desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X21Y86         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.909 r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1065]/Q
                         net (fo=1, routed)           0.163     2.072    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIG1
    SLICE_X19Y88         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.963     2.170    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X19Y88         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/CLK
                         clock pessimism             -0.171     1.999    
    SLICE_X19Y88         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     2.062    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][147]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.072ns (26.667%)  route 0.198ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.751ns (routing 0.736ns, distribution 1.015ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.814ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.751     1.918    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X5Y116         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.990 r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[147]/Q
                         net (fo=2, routed)           0.198     2.188    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[0]_18[147]
    SLICE_X4Y120         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       2.035     2.242    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X4Y120         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][147]/C
                         clock pessimism             -0.118     2.124    
    SLICE_X4Y120         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.054     2.178    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][147]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1203]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[178].bram_wrdata_int_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.071ns (41.279%)  route 0.101ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.758ns (routing 0.736ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.814ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.758     1.925    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/aclk
    SLICE_X10Y47         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.996 r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1203]/Q
                         net (fo=1, routed)           0.101     2.097    desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[178]
    SLICE_X12Y47         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[178].bram_wrdata_int_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.999     2.206    desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[178].bram_wrdata_int_reg[178]/C
                         clock pessimism             -0.174     2.032    
    SLICE_X12Y47         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.087    desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[178].bram_wrdata_int_reg[178]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][95]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.071ns (42.262%)  route 0.097ns (57.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.814ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.728     1.895    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X14Y114        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[95]/Q
                         net (fo=2, routed)           0.097     2.063    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[0]_18[95]
    SLICE_X13Y114        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.963     2.170    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X13Y114        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][95]/C
                         clock pessimism             -0.170     2.000    
    SLICE_X13Y114        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.053    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][95]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1186]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.071ns (30.736%)  route 0.160ns (69.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.814ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.702     1.869    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X24Y70         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y70         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.940 r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1186]/Q
                         net (fo=1, routed)           0.160     2.100    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIE1
    SLICE_X20Y70         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.990     2.197    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X20Y70         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/CLK
                         clock pessimism             -0.171     2.026    
    SLICE_X20Y70         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     2.089    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         3.333       1.783      RAMB36_X5Y14  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         3.333       1.783      RAMB36_X5Y14  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         3.333       1.783      RAMB36_X5Y5   desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         3.333       1.783      RAMB36_X5Y5   desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         3.333       1.783      RAMB36_X0Y7   desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         3.333       1.783      RAMB36_X0Y7   desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         3.333       1.783      RAMB36_X3Y4   DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         3.333       1.783      RAMB36_X2Y5   DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         3.333       1.783      RAMB36_X3Y14  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y66  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y66  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X14Y46  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y66  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y66  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y66  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y66  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y66  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD/CLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y87  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y87  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y87  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y87  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y87  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y87  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y87  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X16Y87  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  CLK_REF_N

Setup :           43  Failing Endpoints,  Worst Slack       -2.283ns,  Total Violation      -95.612ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            internal_reset_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        3.135ns  (logic 0.247ns (7.879%)  route 2.888ns (92.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 53.062 - 50.000 ) 
    Source Clock Delay      (SCD):    2.154ns = ( 52.149 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.814ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.272ns, distribution 0.854ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.947    52.149    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098    52.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=1, routed)           2.628    54.875    desing_ins/gpio_io_o[0]_repN_alias
    SLICE_X22Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149    55.024 r  desing_ins/internal_reset_i_1_comp/O
                         net (fo=6, routed)           0.260    55.284    desing_ins_n_35
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.126    53.062    clk_ref_BUFG
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_3/C
                         clock pessimism              0.000    53.062    
                         clock uncertainty           -0.087    52.974    
    SLICE_X22Y45         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    53.001    internal_reset_reg_replica_3
  -------------------------------------------------------------------
                         required time                         53.001    
                         arrival time                         -55.284    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.281ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            internal_reset_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        3.133ns  (logic 0.247ns (7.884%)  route 2.886ns (92.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 53.062 - 50.000 ) 
    Source Clock Delay      (SCD):    2.154ns = ( 52.149 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.814ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.272ns, distribution 0.854ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.947    52.149    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098    52.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=1, routed)           2.628    54.875    desing_ins/gpio_io_o[0]_repN_alias
    SLICE_X22Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149    55.024 r  desing_ins/internal_reset_i_1_comp/O
                         net (fo=6, routed)           0.258    55.282    desing_ins_n_35
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.126    53.062    clk_ref_BUFG
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica/C
                         clock pessimism              0.000    53.062    
                         clock uncertainty           -0.087    52.974    
    SLICE_X22Y45         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    53.001    internal_reset_reg_replica
  -------------------------------------------------------------------
                         required time                         53.001    
                         arrival time                         -55.282    
  -------------------------------------------------------------------
                         slack                                 -2.281    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            reset_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        2.982ns  (logic 0.244ns (8.182%)  route 2.738ns (91.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 52.999 - 50.000 ) 
    Source Clock Delay      (SCD):    2.126ns = ( 52.121 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.814ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.272ns, distribution 0.791ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.919    52.121    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    52.217 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           1.519    53.736    desing_ins/GPIO[0]
    SLICE_X22Y27         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    53.884 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.219    55.103    desing_ins_n_36
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.063    52.999    clk_ref_BUFG
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.000    52.999    
                         clock uncertainty           -0.087    52.911    
    SLICE_X23Y26         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    52.839    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         52.839    
                         arrival time                         -55.103    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            reset_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        2.982ns  (logic 0.244ns (8.182%)  route 2.738ns (91.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 52.999 - 50.000 ) 
    Source Clock Delay      (SCD):    2.126ns = ( 52.121 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.814ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.272ns, distribution 0.791ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.919    52.121    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    52.217 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           1.519    53.736    desing_ins/GPIO[0]
    SLICE_X22Y27         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    53.884 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.219    55.103    desing_ins_n_36
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.063    52.999    clk_ref_BUFG
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.000    52.999    
                         clock uncertainty           -0.087    52.911    
    SLICE_X23Y26         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    52.839    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         52.839    
                         arrival time                         -55.103    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            reset_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        2.982ns  (logic 0.244ns (8.182%)  route 2.738ns (91.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 52.999 - 50.000 ) 
    Source Clock Delay      (SCD):    2.126ns = ( 52.121 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.814ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.272ns, distribution 0.791ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.919    52.121    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    52.217 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           1.519    53.736    desing_ins/GPIO[0]
    SLICE_X22Y27         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    53.884 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.219    55.103    desing_ins_n_36
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.063    52.999    clk_ref_BUFG
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.000    52.999    
                         clock uncertainty           -0.087    52.911    
    SLICE_X23Y26         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072    52.839    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         52.839    
                         arrival time                         -55.103    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            reset_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        2.982ns  (logic 0.244ns (8.182%)  route 2.738ns (91.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 52.999 - 50.000 ) 
    Source Clock Delay      (SCD):    2.126ns = ( 52.121 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.814ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.272ns, distribution 0.791ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.919    52.121    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    52.217 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           1.519    53.736    desing_ins/GPIO[0]
    SLICE_X22Y27         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    53.884 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.219    55.103    desing_ins_n_36
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.063    52.999    clk_ref_BUFG
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.000    52.999    
                         clock uncertainty           -0.087    52.911    
    SLICE_X23Y26         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    52.839    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         52.839    
                         arrival time                         -55.103    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            reset_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        2.982ns  (logic 0.244ns (8.182%)  route 2.738ns (91.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 53.003 - 50.000 ) 
    Source Clock Delay      (SCD):    2.126ns = ( 52.121 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.814ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.272ns, distribution 0.795ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.919    52.121    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    52.217 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           1.519    53.736    desing_ins/GPIO[0]
    SLICE_X22Y27         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    53.884 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.219    55.103    desing_ins_n_36
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.067    53.003    clk_ref_BUFG
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[4]/C
                         clock pessimism              0.000    53.003    
                         clock uncertainty           -0.087    52.915    
    SLICE_X23Y26         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    52.843    reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         52.843    
                         arrival time                         -55.103    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            reset_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        2.982ns  (logic 0.244ns (8.182%)  route 2.738ns (91.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 53.003 - 50.000 ) 
    Source Clock Delay      (SCD):    2.126ns = ( 52.121 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.814ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.272ns, distribution 0.795ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.919    52.121    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    52.217 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           1.519    53.736    desing_ins/GPIO[0]
    SLICE_X22Y27         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    53.884 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.219    55.103    desing_ins_n_36
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.067    53.003    clk_ref_BUFG
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[5]/C
                         clock pessimism              0.000    53.003    
                         clock uncertainty           -0.087    52.915    
    SLICE_X23Y26         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    52.843    reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         52.843    
                         arrival time                         -55.103    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            reset_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        2.982ns  (logic 0.244ns (8.182%)  route 2.738ns (91.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 53.003 - 50.000 ) 
    Source Clock Delay      (SCD):    2.126ns = ( 52.121 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.814ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.272ns, distribution 0.795ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.919    52.121    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    52.217 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           1.519    53.736    desing_ins/GPIO[0]
    SLICE_X22Y27         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    53.884 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.219    55.103    desing_ins_n_36
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.067    53.003    clk_ref_BUFG
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[6]/C
                         clock pessimism              0.000    53.003    
                         clock uncertainty           -0.087    52.915    
    SLICE_X23Y26         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    52.843    reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         52.843    
                         arrival time                         -55.103    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            reset_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (CLK_REF_N rise@50.000ns - clk_pl_0 rise@49.995ns)
  Data Path Delay:        2.982ns  (logic 0.244ns (8.182%)  route 2.738ns (91.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 53.003 - 50.000 ) 
    Source Clock Delay      (SCD):    2.126ns = ( 52.121 - 49.995 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.814ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.272ns, distribution 0.795ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     49.995    49.995 r  
    PS8_X0Y0             PS8                          0.000    49.995 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178    50.173    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029    50.202 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.919    52.121    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    52.217 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           1.519    53.736    desing_ins/GPIO[0]
    SLICE_X22Y27         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    53.884 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.219    55.103    desing_ins_n_36
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                     50.000    50.000 r  
    D4                                                0.000    50.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000    50.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570    50.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302    50.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.936 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.067    53.003    clk_ref_BUFG
    SLICE_X23Y26         FDRE                                         r  reset_counter_reg[7]/C
                         clock pessimism              0.000    53.003    
                         clock uncertainty           -0.087    52.915    
    SLICE_X23Y26         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072    52.843    reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         52.843    
                         arrival time                         -55.103    
  -------------------------------------------------------------------
                         slack                                 -2.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            internal_reset_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.171ns (9.411%)  route 1.646ns (90.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.736ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.401ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.703     1.870    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.941 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=1, routed)           1.620     3.561    desing_ins/gpio_io_o[0]_repN_alias
    SLICE_X22Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.661 r  desing_ins/internal_reset_i_1_comp/O
                         net (fo=6, routed)           0.026     3.687    desing_ins_n_35
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.402     3.528    clk_ref_BUFG
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_1/C
                         clock pessimism              0.000     3.528    
                         clock uncertainty            0.087     3.615    
    SLICE_X22Y45         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     3.670    internal_reset_reg_replica_1
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            internal_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.171ns (9.401%)  route 1.648ns (90.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.736ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.401ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.703     1.870    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.941 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=1, routed)           1.620     3.561    desing_ins/gpio_io_o[0]_repN_alias
    SLICE_X22Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.661 r  desing_ins/internal_reset_i_1_comp/O
                         net (fo=6, routed)           0.028     3.689    desing_ins_n_35
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.402     3.528    clk_ref_BUFG
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg/C
                         clock pessimism              0.000     3.528    
                         clock uncertainty            0.087     3.615    
    SLICE_X22Y45         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.668    internal_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            internal_reset_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.171ns (9.273%)  route 1.673ns (90.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.736ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.401ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.703     1.870    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.941 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=1, routed)           1.620     3.561    desing_ins/gpio_io_o[0]_repN_alias
    SLICE_X22Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.661 r  desing_ins/internal_reset_i_1_comp/O
                         net (fo=6, routed)           0.053     3.714    desing_ins_n_35
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.402     3.528    clk_ref_BUFG
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_2/C
                         clock pessimism              0.000     3.528    
                         clock uncertainty            0.087     3.615    
    SLICE_X22Y45         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.670    internal_reset_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            internal_reset_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.171ns (9.149%)  route 1.698ns (90.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.736ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.401ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.703     1.870    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.941 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=1, routed)           1.620     3.561    desing_ins/gpio_io_o[0]_repN_alias
    SLICE_X22Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.661 r  desing_ins/internal_reset_i_1_comp/O
                         net (fo=6, routed)           0.078     3.739    desing_ins_n_35
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.402     3.528    clk_ref_BUFG
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_4/C
                         clock pessimism              0.000     3.528    
                         clock uncertainty            0.087     3.615    
    SLICE_X22Y45         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     3.670    internal_reset_reg_replica_4
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enable_sampling_logic_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.170ns (8.919%)  route 1.736ns (91.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.736ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.417ns (routing 1.401ns, distribution 1.016ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.691     1.858    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.928 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.540     2.468    desing_ins/GPIO[0]
    SLICE_X21Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.568 r  desing_ins/enable_sampling_logic_i_1_comp/O
                         net (fo=5, routed)           1.196     3.764    desing_ins_n_37
    SLICE_X33Y28         FDRE                                         r  enable_sampling_logic_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.417     3.543    clk_ref_BUFG
    SLICE_X33Y28         FDRE                                         r  enable_sampling_logic_reg_replica_1/C
                         clock pessimism              0.000     3.543    
                         clock uncertainty            0.087     3.630    
    SLICE_X33Y28         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     3.685    enable_sampling_logic_reg_replica_1
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enable_sampling_logic_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.170ns (9.361%)  route 1.646ns (90.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.736ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.691     1.858    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.928 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.540     2.468    desing_ins/GPIO[0]
    SLICE_X21Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.568 r  desing_ins/enable_sampling_logic_i_1_comp/O
                         net (fo=5, routed)           1.106     3.674    desing_ins_n_37
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329     3.455    clk_ref_BUFG
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg_replica_3/C
                         clock pessimism              0.000     3.455    
                         clock uncertainty            0.087     3.542    
    SLICE_X15Y21         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     3.595    enable_sampling_logic_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enable_sampling_logic_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.170ns (9.234%)  route 1.671ns (90.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.736ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.401ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.691     1.858    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.928 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.540     2.468    desing_ins/GPIO[0]
    SLICE_X21Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.568 r  desing_ins/enable_sampling_logic_i_1_comp/O
                         net (fo=5, routed)           1.131     3.699    desing_ins_n_37
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.334     3.460    clk_ref_BUFG
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg/C
                         clock pessimism              0.000     3.460    
                         clock uncertainty            0.087     3.547    
    SLICE_X15Y21         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     3.600    enable_sampling_logic_reg
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            internal_reset_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.171ns (8.972%)  route 1.735ns (91.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.736ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.401ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.703     1.870    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.941 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=1, routed)           1.620     3.561    desing_ins/gpio_io_o[0]_repN_alias
    SLICE_X22Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.661 r  desing_ins/internal_reset_i_1_comp/O
                         net (fo=6, routed)           0.115     3.776    desing_ins_n_35
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.402     3.528    clk_ref_BUFG
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica/C
                         clock pessimism              0.000     3.528    
                         clock uncertainty            0.087     3.615    
    SLICE_X22Y45         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     3.668    internal_reset_reg_replica
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            internal_reset_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.171ns (8.967%)  route 1.736ns (91.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.736ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.401ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.703     1.870    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.941 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=1, routed)           1.620     3.561    desing_ins/gpio_io_o[0]_repN_alias
    SLICE_X22Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.661 r  desing_ins/internal_reset_i_1_comp/O
                         net (fo=6, routed)           0.116     3.777    desing_ins_n_35
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.402     3.528    clk_ref_BUFG
    SLICE_X22Y45         FDRE                                         r  internal_reset_reg_replica_3/C
                         clock pessimism              0.000     3.528    
                         clock uncertainty            0.087     3.615    
    SLICE_X22Y45         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     3.668    internal_reset_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enable_sampling_logic_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.170ns (9.199%)  route 1.678ns (90.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.736ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.313ns (routing 1.401ns, distribution 0.912ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.691     1.858    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y25         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.928 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.540     2.468    desing_ins/GPIO[0]
    SLICE_X21Y25         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     2.568 r  desing_ins/enable_sampling_logic_i_1_comp/O
                         net (fo=5, routed)           1.138     3.706    desing_ins_n_37
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.313     3.439    clk_ref_BUFG
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty            0.087     3.526    
    SLICE_X17Y37         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     3.579    enable_sampling_logic_reg_replica
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_N
  To Clock:  clk_pl_0

Setup :         1058  Failing Endpoints,  Worst Slack       -2.845ns,  Total Violation    -2524.140ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        1.121ns  (logic 0.135ns (12.043%)  route 0.986ns (87.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 3308.621 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 3309.705 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.736ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329  3309.705    clk_ref_BUFG
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096  3309.801 r  enable_sampling_logic_reg_replica_3/Q
                         net (fo=4, routed)           0.107  3309.908    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/enable_sampling_logic_repN_3_alias
    SLICE_X15Y22         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039  3309.947 r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst_i_1__18/O
                         net (fo=2, routed)           0.879  3310.826    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       2.118  3308.621    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.621    
                         clock uncertainty           -0.087  3308.533    
    RAMB36_X2Y12         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.980    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.980    
                         arrival time                       -3310.826    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.844ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.705ns  (logic 0.139ns (19.716%)  route 0.566ns (80.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 3308.294 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.543ns = ( 3309.793 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.401ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.736ns, distribution 1.055ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.417  3309.793    clk_ref_BUFG
    SLICE_X33Y28         FDRE                                         r  enable_sampling_logic_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099  3309.892 r  enable_sampling_logic_reg_replica_1/Q
                         net (fo=3, routed)           0.191  3310.083    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_1_alias
    SLICE_X33Y22         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040  3310.123 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_1/O
                         net (fo=2, routed)           0.375  3310.498    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X3Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.791  3308.294    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X3Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.294    
                         clock uncertainty           -0.087  3308.207    
    RAMB36_X3Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.654    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.654    
                         arrival time                       -3310.498    
  -------------------------------------------------------------------
                         slack                                 -2.844    

Slack (VIOLATED) :        -2.843ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.690ns  (logic 0.137ns (19.855%)  route 0.553ns (80.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 3308.280 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.543ns = ( 3309.793 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.401ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.736ns, distribution 1.041ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.417  3309.793    clk_ref_BUFG
    SLICE_X33Y28         FDRE                                         r  enable_sampling_logic_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099  3309.892 r  enable_sampling_logic_reg_replica_1/Q
                         net (fo=3, routed)           0.193  3310.085    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/enable_sampling_logic_repN_1_alias
    SLICE_X33Y32         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038  3310.123 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst_i_1__11/O
                         net (fo=2, routed)           0.360  3310.483    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X3Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.777  3308.280    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X3Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.280    
                         clock uncertainty           -0.087  3308.193    
    RAMB36_X3Y6          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.640    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.639    
                         arrival time                       -3310.482    
  -------------------------------------------------------------------
                         slack                                 -2.843    

Slack (VIOLATED) :        -2.832ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.727ns  (logic 0.135ns (18.569%)  route 0.592ns (81.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 3308.224 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.439ns = ( 3309.689 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 1.401ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.736ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.313  3309.689    clk_ref_BUFG
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096  3309.785 r  enable_sampling_logic_reg_replica/Q
                         net (fo=7, routed)           0.234  3310.019    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X18Y37         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039  3310.058 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst_i_1__20/O
                         net (fo=2, routed)           0.358  3310.416    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.721  3308.224    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.224    
                         clock uncertainty           -0.087  3308.136    
    RAMB36_X2Y7          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.583    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.583    
                         arrival time                       -3310.416    
  -------------------------------------------------------------------
                         slack                                 -2.832    

Slack (VIOLATED) :        -2.829ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.994ns  (logic 0.136ns (13.682%)  route 0.858ns (86.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 3308.497 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.442ns = ( 3309.692 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 1.401ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.736ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.316  3309.692    clk_ref_BUFG
    SLICE_X15Y23         FDRE                                         r  enable_sampling_logic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096  3309.788 r  enable_sampling_logic_reg_replica_2/Q
                         net (fo=10, routed)          0.482  3310.270    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/enable_sampling_logic_repN_2_alias
    SLICE_X13Y12         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040  3310.310 r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst_i_1__17/O
                         net (fo=2, routed)           0.376  3310.686    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.994  3308.497    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.497    
                         clock uncertainty           -0.087  3308.409    
    RAMB36_X1Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.856    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.856    
                         arrival time                       -3310.686    
  -------------------------------------------------------------------
                         slack                                 -2.829    

Slack (VIOLATED) :        -2.826ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.881ns  (logic 0.135ns (15.323%)  route 0.746ns (84.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 3308.384 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.439ns = ( 3309.689 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 1.401ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.736ns, distribution 1.145ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.313  3309.689    clk_ref_BUFG
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096  3309.785 r  enable_sampling_logic_reg_replica/Q
                         net (fo=7, routed)           0.368  3310.153    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X13Y37         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039  3310.192 r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst_i_1__15/O
                         net (fo=2, routed)           0.378  3310.570    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.881  3308.384    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.384    
                         clock uncertainty           -0.087  3308.297    
    RAMB36_X1Y7          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.744    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.743    
                         arrival time                       -3310.570    
  -------------------------------------------------------------------
                         slack                                 -2.826    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.991ns  (logic 0.134ns (13.522%)  route 0.857ns (86.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 3308.500 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.442ns = ( 3309.692 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 1.401ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.736ns, distribution 1.261ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.316  3309.692    clk_ref_BUFG
    SLICE_X15Y23         FDRE                                         r  enable_sampling_logic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096  3309.788 r  enable_sampling_logic_reg_replica_2/Q
                         net (fo=10, routed)          0.486  3310.274    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/enable_sampling_logic_repN_2_alias
    SLICE_X13Y7          LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038  3310.312 r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst_i_1__22/O
                         net (fo=2, routed)           0.371  3310.683    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.997  3308.500    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.500    
                         clock uncertainty           -0.087  3308.413    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.860    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.860    
                         arrival time                       -3310.683    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.947ns  (logic 0.160ns (16.895%)  route 0.787ns (83.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 3308.457 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.442ns = ( 3309.692 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 1.401ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.736ns, distribution 1.218ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.316  3309.692    clk_ref_BUFG
    SLICE_X15Y23         FDRE                                         r  enable_sampling_logic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096  3309.788 r  enable_sampling_logic_reg_replica_2/Q
                         net (fo=10, routed)          0.083  3309.871    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/enable_sampling_logic_repN_2_alias
    SLICE_X15Y23         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064  3309.935 r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst_i_1__14/O
                         net (fo=2, routed)           0.704  3310.639    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.954  3308.457    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.457    
                         clock uncertainty           -0.087  3308.370    
    RAMB36_X2Y9          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.817    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.816    
                         arrival time                       -3310.638    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.818ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.972ns  (logic 0.134ns (13.786%)  route 0.838ns (86.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 3308.499 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.455ns = ( 3309.705 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 1.401ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.736ns, distribution 1.260ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.329  3309.705    clk_ref_BUFG
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096  3309.801 r  enable_sampling_logic_reg_replica_3/Q
                         net (fo=4, routed)           0.118  3309.919    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/enable_sampling_logic_repN_3_alias
    SLICE_X15Y22         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038  3309.957 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst_i_1__13/O
                         net (fo=2, routed)           0.720  3310.677    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.996  3308.499    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.499    
                         clock uncertainty           -0.087  3308.412    
    RAMB36_X0Y4          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.859    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.858    
                         arrival time                       -3310.677    
  -------------------------------------------------------------------
                         slack                                 -2.818    

Slack (VIOLATED) :        -2.812ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.086ns  (clk_pl_0 rise@3306.336ns - CLK_REF_N rise@3306.250ns)
  Data Path Delay:        0.839ns  (logic 0.160ns (19.070%)  route 0.679ns (80.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 3308.356 - 3306.336 ) 
    Source Clock Delay      (SCD):    3.439ns = ( 3309.689 - 3306.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 1.401ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.736ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                   3306.250  3306.250 r  
    D4                                                0.000  3306.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000  3306.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705  3306.955 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  3307.005    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3307.005 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343  3307.348    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3307.376 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         2.313  3309.689    clk_ref_BUFG
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096  3309.785 r  enable_sampling_logic_reg_replica/Q
                         net (fo=7, routed)           0.303  3310.088    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X18Y42         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064  3310.152 r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst_i_1__1/O
                         net (fo=2, routed)           0.376  3310.528    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   3306.336  3306.336 r  
    PS8_X0Y0             PS8                          0.000  3306.336 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140  3306.476    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  3306.503 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.853  3308.356    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000  3308.356    
                         clock uncertainty           -0.087  3308.269    
    RAMB36_X2Y8          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553  3307.716    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                       3307.715    
                         arrival time                       -3310.528    
  -------------------------------------------------------------------
                         slack                                 -2.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.053ns (15.014%)  route 0.300ns (84.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.457ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     1.688    clk_ref_BUFG
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.727 r  enable_sampling_logic_reg_replica_3/Q
                         net (fo=4, routed)           0.053     1.780    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/enable_sampling_logic_repN_3_alias
    SLICE_X15Y22         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.794 r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst_i_1__21/O
                         net (fo=2, routed)           0.247     2.041    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y0          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.409     1.547    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y0          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.547    
                         clock uncertainty            0.087     1.634    
    RAMB36_X2Y0          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.633    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.062ns (16.316%)  route 0.318ns (83.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.716ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.457ns, distribution 0.958ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.179     1.682    clk_ref_BUFG
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.721 r  enable_sampling_logic_reg_replica/Q
                         net (fo=7, routed)           0.209     1.930    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X18Y52         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.953 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst_i_1__2/O
                         net (fo=2, routed)           0.109     2.062    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y10         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.415     1.553    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y10         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.553    
                         clock uncertainty            0.087     1.640    
    RAMB36_X2Y10         FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.639    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.054ns (16.981%)  route 0.264ns (83.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.716ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.457ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.180     1.683    clk_ref_BUFG
    SLICE_X15Y23         FDRE                                         r  enable_sampling_logic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.722 r  enable_sampling_logic_reg_replica_2/Q
                         net (fo=10, routed)          0.169     1.891    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/enable_sampling_logic_repN_2_alias
    SLICE_X18Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.906 r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst_i_1__6/O
                         net (fo=2, routed)           0.095     2.001    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.308     1.446    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.446    
                         clock uncertainty            0.087     1.533    
    RAMB36_X2Y3          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.532    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.062ns (19.620%)  route 0.254ns (80.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.716ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.457ns, distribution 0.843ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.179     1.682    clk_ref_BUFG
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.721 r  enable_sampling_logic_reg_replica/Q
                         net (fo=7, routed)           0.122     1.843    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X15Y32         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.866 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst_i_1__0/O
                         net (fo=2, routed)           0.132     1.998    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.300     1.438    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.087     1.525    
    RAMB36_X2Y6          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.524    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.053ns (14.888%)  route 0.303ns (85.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.457ns, distribution 0.886ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     1.688    clk_ref_BUFG
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.727 r  enable_sampling_logic_reg_replica_3/Q
                         net (fo=4, routed)           0.053     1.780    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/enable_sampling_logic_repN_3_alias
    SLICE_X15Y22         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.794 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst_i_1__13/O
                         net (fo=2, routed)           0.250     2.044    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.343     1.481    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.481    
                         clock uncertainty            0.087     1.568    
    RAMB36_X0Y4          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.567    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.054ns (16.463%)  route 0.274ns (83.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.716ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.457ns, distribution 0.853ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.180     1.683    clk_ref_BUFG
    SLICE_X15Y23         FDRE                                         r  enable_sampling_logic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.722 r  enable_sampling_logic_reg_replica_2/Q
                         net (fo=10, routed)          0.184     1.906    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/enable_sampling_logic_repN_2_alias
    SLICE_X18Y12         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.921 r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst_i_1__19/O
                         net (fo=2, routed)           0.090     2.011    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.310     1.448    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.448    
                         clock uncertainty            0.087     1.535    
    RAMB36_X2Y2          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.534    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.061ns (17.429%)  route 0.289ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.716ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.457ns, distribution 0.874ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.179     1.682    clk_ref_BUFG
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.721 r  enable_sampling_logic_reg_replica/Q
                         net (fo=7, routed)           0.122     1.843    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X15Y32         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.865 r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst_i_1__4/O
                         net (fo=2, routed)           0.167     2.032    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.331     1.469    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.087     1.556    
    RAMB36_X1Y6          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.555    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.054ns (27.411%)  route 0.143ns (72.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.233ns (routing 0.716ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.457ns, distribution 0.770ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.233     1.736    clk_ref_BUFG
    SLICE_X33Y28         FDRE                                         r  enable_sampling_logic_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.776 r  enable_sampling_logic_reg_replica_1/Q
                         net (fo=3, routed)           0.056     1.832    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/enable_sampling_logic_repN_1_alias
    SLICE_X33Y27         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.846 r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst_i_1__10/O
                         net (fo=2, routed)           0.087     1.933    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X3Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.227     1.365    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X3Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.365    
                         clock uncertainty            0.087     1.452    
    RAMB36_X3Y5          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.451    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.053ns (15.680%)  route 0.285ns (84.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.716ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.457ns, distribution 0.853ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.179     1.682    clk_ref_BUFG
    SLICE_X17Y37         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.721 r  enable_sampling_logic_reg_replica/Q
                         net (fo=7, routed)           0.198     1.919    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X18Y57         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     1.933 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst_i_1__9/O
                         net (fo=2, routed)           0.087     2.020    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y11         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.310     1.448    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y11         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.448    
                         clock uncertainty            0.087     1.535    
    RAMB36_X2Y11         FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.534    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.062ns (20.395%)  route 0.242ns (79.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.457ns, distribution 0.825ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.486    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.503 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=192, routed)         1.185     1.688    clk_ref_BUFG
    SLICE_X15Y21         FDRE                                         r  enable_sampling_logic_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.727 r  enable_sampling_logic_reg_replica_3/Q
                         net (fo=4, routed)           0.072     1.799    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/enable_sampling_logic_repN_3_alias
    SLICE_X15Y22         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.822 r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst_i_1__5/O
                         net (fo=2, routed)           0.170     1.992    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23398, routed)       1.282     1.420    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.000     1.420    
                         clock uncertainty            0.087     1.507    
    RAMB36_X1Y4          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.001     1.506    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.485    





