Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sat Nov 21 06:08:25 2015
| Host             : Jorge-PC running 64-bit major release  (build 9200)
| Command          : report_power -file Basys3_power_routed.rpt -pb Basys3_power_summary_routed.pb
| Design           : Basys3
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.104 |
| Dynamic (W)              | 0.032 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.008 |     3179 |       --- |             --- |
|   LUT as Logic           |     0.003 |      824 |     20800 |            3.96 |
|   LUT as Distributed RAM |     0.003 |     1024 |      9600 |           10.67 |
|   F7/F8 Muxes            |    <0.001 |      877 |     32600 |            2.69 |
|   CARRY4                 |    <0.001 |       64 |      8150 |            0.79 |
|   Register               |    <0.001 |      257 |     41600 |            0.62 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       17 |       --- |             --- |
| Signals                  |     0.007 |     1296 |       --- |             --- |
| I/O                      |     0.016 |       56 |       106 |           52.83 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.104 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.017 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| Basys3                         |     0.032 |
|   inst_Clock_Divider           |    <0.001 |
|   inst_Debouncer               |     0.001 |
|   inst_Led_Driver              |    <0.001 |
|   inst_PC                      |     0.009 |
|   inst_RAM                     |     0.005 |
|     memory_reg_0_255_0_0       |    <0.001 |
|     memory_reg_0_255_10_10     |    <0.001 |
|     memory_reg_0_255_11_11     |    <0.001 |
|     memory_reg_0_255_12_12     |    <0.001 |
|     memory_reg_0_255_13_13     |    <0.001 |
|     memory_reg_0_255_14_14     |    <0.001 |
|     memory_reg_0_255_15_15     |    <0.001 |
|     memory_reg_0_255_1_1       |    <0.001 |
|     memory_reg_0_255_2_2       |    <0.001 |
|     memory_reg_0_255_3_3       |    <0.001 |
|     memory_reg_0_255_4_4       |    <0.001 |
|     memory_reg_0_255_5_5       |    <0.001 |
|     memory_reg_0_255_6_6       |    <0.001 |
|     memory_reg_0_255_7_7       |    <0.001 |
|     memory_reg_0_255_8_8       |    <0.001 |
|     memory_reg_0_255_9_9       |    <0.001 |
|     memory_reg_1024_1279_0_0   |    <0.001 |
|     memory_reg_1024_1279_10_10 |    <0.001 |
|     memory_reg_1024_1279_11_11 |    <0.001 |
|     memory_reg_1024_1279_12_12 |    <0.001 |
|     memory_reg_1024_1279_13_13 |    <0.001 |
|     memory_reg_1024_1279_14_14 |    <0.001 |
|     memory_reg_1024_1279_15_15 |    <0.001 |
|     memory_reg_1024_1279_1_1   |    <0.001 |
|     memory_reg_1024_1279_2_2   |    <0.001 |
|     memory_reg_1024_1279_3_3   |    <0.001 |
|     memory_reg_1024_1279_4_4   |    <0.001 |
|     memory_reg_1024_1279_5_5   |    <0.001 |
|     memory_reg_1024_1279_6_6   |    <0.001 |
|     memory_reg_1024_1279_7_7   |    <0.001 |
|     memory_reg_1024_1279_8_8   |    <0.001 |
|     memory_reg_1024_1279_9_9   |    <0.001 |
|     memory_reg_1280_1535_0_0   |    <0.001 |
|     memory_reg_1280_1535_10_10 |    <0.001 |
|     memory_reg_1280_1535_11_11 |    <0.001 |
|     memory_reg_1280_1535_12_12 |    <0.001 |
|     memory_reg_1280_1535_13_13 |    <0.001 |
|     memory_reg_1280_1535_14_14 |    <0.001 |
|     memory_reg_1280_1535_15_15 |    <0.001 |
|     memory_reg_1280_1535_1_1   |    <0.001 |
|     memory_reg_1280_1535_2_2   |    <0.001 |
|     memory_reg_1280_1535_3_3   |    <0.001 |
|     memory_reg_1280_1535_4_4   |    <0.001 |
|     memory_reg_1280_1535_5_5   |    <0.001 |
|     memory_reg_1280_1535_6_6   |    <0.001 |
|     memory_reg_1280_1535_7_7   |    <0.001 |
|     memory_reg_1280_1535_8_8   |    <0.001 |
|     memory_reg_1280_1535_9_9   |    <0.001 |
|     memory_reg_1536_1791_0_0   |    <0.001 |
|     memory_reg_1536_1791_10_10 |    <0.001 |
|     memory_reg_1536_1791_11_11 |    <0.001 |
|     memory_reg_1536_1791_12_12 |    <0.001 |
|     memory_reg_1536_1791_13_13 |    <0.001 |
|     memory_reg_1536_1791_14_14 |    <0.001 |
|     memory_reg_1536_1791_15_15 |    <0.001 |
|     memory_reg_1536_1791_1_1   |    <0.001 |
|     memory_reg_1536_1791_2_2   |    <0.001 |
|     memory_reg_1536_1791_3_3   |    <0.001 |
|     memory_reg_1536_1791_4_4   |    <0.001 |
|     memory_reg_1536_1791_5_5   |    <0.001 |
|     memory_reg_1536_1791_6_6   |    <0.001 |
|     memory_reg_1536_1791_7_7   |    <0.001 |
|     memory_reg_1536_1791_8_8   |    <0.001 |
|     memory_reg_1536_1791_9_9   |    <0.001 |
|     memory_reg_1792_2047_0_0   |    <0.001 |
|     memory_reg_1792_2047_10_10 |    <0.001 |
|     memory_reg_1792_2047_11_11 |    <0.001 |
|     memory_reg_1792_2047_12_12 |    <0.001 |
|     memory_reg_1792_2047_13_13 |    <0.001 |
|     memory_reg_1792_2047_14_14 |    <0.001 |
|     memory_reg_1792_2047_15_15 |    <0.001 |
|     memory_reg_1792_2047_1_1   |    <0.001 |
|     memory_reg_1792_2047_2_2   |    <0.001 |
|     memory_reg_1792_2047_3_3   |    <0.001 |
|     memory_reg_1792_2047_4_4   |    <0.001 |
|     memory_reg_1792_2047_5_5   |    <0.001 |
|     memory_reg_1792_2047_6_6   |    <0.001 |
|     memory_reg_1792_2047_7_7   |    <0.001 |
|     memory_reg_1792_2047_8_8   |    <0.001 |
|     memory_reg_1792_2047_9_9   |    <0.001 |
|     memory_reg_2048_2303_0_0   |    <0.001 |
|     memory_reg_2048_2303_10_10 |    <0.001 |
|     memory_reg_2048_2303_11_11 |    <0.001 |
|     memory_reg_2048_2303_12_12 |    <0.001 |
|     memory_reg_2048_2303_13_13 |    <0.001 |
|     memory_reg_2048_2303_14_14 |    <0.001 |
|     memory_reg_2048_2303_15_15 |    <0.001 |
|     memory_reg_2048_2303_1_1   |    <0.001 |
|     memory_reg_2048_2303_2_2   |    <0.001 |
|     memory_reg_2048_2303_3_3   |    <0.001 |
|     memory_reg_2048_2303_4_4   |    <0.001 |
|     memory_reg_2048_2303_5_5   |    <0.001 |
|     memory_reg_2048_2303_6_6   |    <0.001 |
|     memory_reg_2048_2303_7_7   |    <0.001 |
|     memory_reg_2048_2303_8_8   |    <0.001 |
|     memory_reg_2048_2303_9_9   |    <0.001 |
|     memory_reg_2304_2559_0_0   |    <0.001 |
|     memory_reg_2304_2559_10_10 |    <0.001 |
|     memory_reg_2304_2559_11_11 |    <0.001 |
|     memory_reg_2304_2559_12_12 |    <0.001 |
|     memory_reg_2304_2559_13_13 |    <0.001 |
|     memory_reg_2304_2559_14_14 |    <0.001 |
|     memory_reg_2304_2559_15_15 |    <0.001 |
|     memory_reg_2304_2559_1_1   |    <0.001 |
|     memory_reg_2304_2559_2_2   |    <0.001 |
|     memory_reg_2304_2559_3_3   |    <0.001 |
|     memory_reg_2304_2559_4_4   |    <0.001 |
|     memory_reg_2304_2559_5_5   |    <0.001 |
|     memory_reg_2304_2559_6_6   |    <0.001 |
|     memory_reg_2304_2559_7_7   |    <0.001 |
|     memory_reg_2304_2559_8_8   |    <0.001 |
|     memory_reg_2304_2559_9_9   |    <0.001 |
|     memory_reg_2560_2815_0_0   |    <0.001 |
|     memory_reg_2560_2815_10_10 |    <0.001 |
|     memory_reg_2560_2815_11_11 |    <0.001 |
|     memory_reg_2560_2815_12_12 |    <0.001 |
|     memory_reg_2560_2815_13_13 |    <0.001 |
|     memory_reg_2560_2815_14_14 |    <0.001 |
|     memory_reg_2560_2815_15_15 |    <0.001 |
|     memory_reg_2560_2815_1_1   |    <0.001 |
|     memory_reg_2560_2815_2_2   |    <0.001 |
|     memory_reg_2560_2815_3_3   |    <0.001 |
|     memory_reg_2560_2815_4_4   |    <0.001 |
|     memory_reg_2560_2815_5_5   |    <0.001 |
|     memory_reg_2560_2815_6_6   |    <0.001 |
|     memory_reg_2560_2815_7_7   |    <0.001 |
|     memory_reg_2560_2815_8_8   |    <0.001 |
|     memory_reg_2560_2815_9_9   |    <0.001 |
|     memory_reg_256_511_0_0     |    <0.001 |
|     memory_reg_256_511_10_10   |    <0.001 |
|     memory_reg_256_511_11_11   |    <0.001 |
|     memory_reg_256_511_12_12   |    <0.001 |
|     memory_reg_256_511_13_13   |    <0.001 |
|     memory_reg_256_511_14_14   |    <0.001 |
|     memory_reg_256_511_15_15   |    <0.001 |
|     memory_reg_256_511_1_1     |    <0.001 |
|     memory_reg_256_511_2_2     |    <0.001 |
|     memory_reg_256_511_3_3     |    <0.001 |
|     memory_reg_256_511_4_4     |    <0.001 |
|     memory_reg_256_511_5_5     |    <0.001 |
|     memory_reg_256_511_6_6     |    <0.001 |
|     memory_reg_256_511_7_7     |    <0.001 |
|     memory_reg_256_511_8_8     |    <0.001 |
|     memory_reg_256_511_9_9     |    <0.001 |
|     memory_reg_2816_3071_0_0   |    <0.001 |
|     memory_reg_2816_3071_10_10 |    <0.001 |
|     memory_reg_2816_3071_11_11 |    <0.001 |
|     memory_reg_2816_3071_12_12 |    <0.001 |
|     memory_reg_2816_3071_13_13 |    <0.001 |
|     memory_reg_2816_3071_14_14 |    <0.001 |
|     memory_reg_2816_3071_15_15 |    <0.001 |
|     memory_reg_2816_3071_1_1   |    <0.001 |
|     memory_reg_2816_3071_2_2   |    <0.001 |
|     memory_reg_2816_3071_3_3   |    <0.001 |
|     memory_reg_2816_3071_4_4   |    <0.001 |
|     memory_reg_2816_3071_5_5   |    <0.001 |
|     memory_reg_2816_3071_6_6   |    <0.001 |
|     memory_reg_2816_3071_7_7   |    <0.001 |
|     memory_reg_2816_3071_8_8   |    <0.001 |
|     memory_reg_2816_3071_9_9   |    <0.001 |
|     memory_reg_3072_3327_0_0   |    <0.001 |
|     memory_reg_3072_3327_10_10 |    <0.001 |
|     memory_reg_3072_3327_11_11 |    <0.001 |
|     memory_reg_3072_3327_12_12 |    <0.001 |
|     memory_reg_3072_3327_13_13 |    <0.001 |
|     memory_reg_3072_3327_14_14 |    <0.001 |
|     memory_reg_3072_3327_15_15 |    <0.001 |
|     memory_reg_3072_3327_1_1   |    <0.001 |
|     memory_reg_3072_3327_2_2   |    <0.001 |
|     memory_reg_3072_3327_3_3   |    <0.001 |
|     memory_reg_3072_3327_4_4   |    <0.001 |
|     memory_reg_3072_3327_5_5   |    <0.001 |
|     memory_reg_3072_3327_6_6   |    <0.001 |
|     memory_reg_3072_3327_7_7   |    <0.001 |
|     memory_reg_3072_3327_8_8   |    <0.001 |
|     memory_reg_3072_3327_9_9   |    <0.001 |
|     memory_reg_3328_3583_0_0   |    <0.001 |
|     memory_reg_3328_3583_10_10 |    <0.001 |
|     memory_reg_3328_3583_11_11 |    <0.001 |
|     memory_reg_3328_3583_12_12 |    <0.001 |
|     memory_reg_3328_3583_13_13 |    <0.001 |
|     memory_reg_3328_3583_14_14 |    <0.001 |
|     memory_reg_3328_3583_15_15 |    <0.001 |
|     memory_reg_3328_3583_1_1   |    <0.001 |
|     memory_reg_3328_3583_2_2   |    <0.001 |
|     memory_reg_3328_3583_3_3   |    <0.001 |
|     memory_reg_3328_3583_4_4   |    <0.001 |
|     memory_reg_3328_3583_5_5   |    <0.001 |
|     memory_reg_3328_3583_6_6   |    <0.001 |
|     memory_reg_3328_3583_7_7   |    <0.001 |
|     memory_reg_3328_3583_8_8   |    <0.001 |
|     memory_reg_3328_3583_9_9   |    <0.001 |
|     memory_reg_3584_3839_0_0   |    <0.001 |
|     memory_reg_3584_3839_10_10 |    <0.001 |
|     memory_reg_3584_3839_11_11 |    <0.001 |
|     memory_reg_3584_3839_12_12 |    <0.001 |
|     memory_reg_3584_3839_13_13 |    <0.001 |
|     memory_reg_3584_3839_14_14 |    <0.001 |
|     memory_reg_3584_3839_15_15 |    <0.001 |
|     memory_reg_3584_3839_1_1   |    <0.001 |
|     memory_reg_3584_3839_2_2   |    <0.001 |
|     memory_reg_3584_3839_3_3   |    <0.001 |
|     memory_reg_3584_3839_4_4   |    <0.001 |
|     memory_reg_3584_3839_5_5   |    <0.001 |
|     memory_reg_3584_3839_6_6   |    <0.001 |
|     memory_reg_3584_3839_7_7   |    <0.001 |
|     memory_reg_3584_3839_8_8   |    <0.001 |
|     memory_reg_3584_3839_9_9   |    <0.001 |
|     memory_reg_3840_4095_0_0   |    <0.001 |
|     memory_reg_3840_4095_10_10 |    <0.001 |
|     memory_reg_3840_4095_11_11 |    <0.001 |
|     memory_reg_3840_4095_12_12 |    <0.001 |
|     memory_reg_3840_4095_13_13 |    <0.001 |
|     memory_reg_3840_4095_14_14 |    <0.001 |
|     memory_reg_3840_4095_15_15 |    <0.001 |
|     memory_reg_3840_4095_1_1   |    <0.001 |
|     memory_reg_3840_4095_2_2   |    <0.001 |
|     memory_reg_3840_4095_3_3   |    <0.001 |
|     memory_reg_3840_4095_4_4   |    <0.001 |
|     memory_reg_3840_4095_5_5   |    <0.001 |
|     memory_reg_3840_4095_6_6   |    <0.001 |
|     memory_reg_3840_4095_7_7   |    <0.001 |
|     memory_reg_3840_4095_8_8   |    <0.001 |
|     memory_reg_3840_4095_9_9   |    <0.001 |
|     memory_reg_512_767_0_0     |    <0.001 |
|     memory_reg_512_767_10_10   |    <0.001 |
|     memory_reg_512_767_11_11   |    <0.001 |
|     memory_reg_512_767_12_12   |    <0.001 |
|     memory_reg_512_767_13_13   |    <0.001 |
|     memory_reg_512_767_14_14   |    <0.001 |
|     memory_reg_512_767_15_15   |    <0.001 |
|     memory_reg_512_767_1_1     |    <0.001 |
|     memory_reg_512_767_2_2     |    <0.001 |
|     memory_reg_512_767_3_3     |    <0.001 |
|     memory_reg_512_767_4_4     |    <0.001 |
|     memory_reg_512_767_5_5     |    <0.001 |
|     memory_reg_512_767_6_6     |    <0.001 |
|     memory_reg_512_767_7_7     |    <0.001 |
|     memory_reg_512_767_8_8     |    <0.001 |
|     memory_reg_512_767_9_9     |    <0.001 |
|     memory_reg_768_1023_0_0    |    <0.001 |
|     memory_reg_768_1023_10_10  |    <0.001 |
|     memory_reg_768_1023_11_11  |    <0.001 |
|     memory_reg_768_1023_12_12  |    <0.001 |
|     memory_reg_768_1023_13_13  |    <0.001 |
|     memory_reg_768_1023_14_14  |    <0.001 |
|     memory_reg_768_1023_15_15  |    <0.001 |
|     memory_reg_768_1023_1_1    |    <0.001 |
|     memory_reg_768_1023_2_2    |    <0.001 |
|     memory_reg_768_1023_3_3    |    <0.001 |
|     memory_reg_768_1023_4_4    |    <0.001 |
|     memory_reg_768_1023_5_5    |    <0.001 |
|     memory_reg_768_1023_6_6    |    <0.001 |
|     memory_reg_768_1023_7_7    |    <0.001 |
|     memory_reg_768_1023_8_8    |    <0.001 |
|     memory_reg_768_1023_9_9    |    <0.001 |
|   inst_SP                      |    <0.001 |
|   inst_Timer                   |    <0.001 |
|   inst_regA                    |    <0.001 |
|   inst_regB                    |    <0.001 |
|   inst_statusReg               |    <0.001 |
+--------------------------------+-----------+


