#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May  7 00:11:37 2024
# Process ID: 34076
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11140 C:\Users\Pato\Desktop\Universida\2024-1\SEP\SIN_RAM\SIN_RAM.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM/SIN_RAM.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0 C:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RAM_SENO:1.0 RAM_SENO_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_0
endgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {2147483647} CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/data_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/addr_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/mask_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/ctrl_sin.coe} CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSINIT_MODES {System_Test} CONFIG.C_ATG_MIF_DATA_DEPTH {256}] [get_bd_cells axi_traffic_gen_0]
set_property location {0.5 -81 -47} [get_bd_cells axi_traffic_gen_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/RAM_SENO_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins RAM_SENO_0/S00_AXI]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {2 358 87} [get_bd_cells rst_clk_wiz_100M]
set_property location {3 751 320} [get_bd_cells ila_0]
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_intf_nets axi_traffic_gen_0_axi_periph_M00_AXI] [get_bd_cells axi_traffic_gen_0_axi_periph]
connect_bd_intf_net [get_bd_intf_pins RAM_SENO_0/S00_AXI] [get_bd_intf_pins axi_traffic_gen_0/M_AXI_LITE_CH1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
endgroup
set_property -dict [list CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_NUM_OF_PROBES {1} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
set_property location {5.5 1415 120} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins RAM_SENO_0/sin_data] [get_bd_pins ila_0/probe0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_cells RAM_SENO_0]
make_bd_intf_pins_external  [get_bd_cells RAM_SENO_0]
endgroup
set_property name enable [get_bd_ports enable_0]
set_property name clock [get_bd_ports sys_clock]
set_property name reset [get_bd_ports reset_rtl]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {4 989 144} [get_bd_cells RAM_SENO_0]
set_property location {5 1197 100} [get_bd_cells ila_0]
set_property location {4 971 178} [get_bd_cells RAM_SENO_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {5 1196 139} [get_bd_cells ila_0]
regenerate_bd_layout -routing
set_property location {840 -37} [get_bd_ports enable]
set_property location {770 -2} [get_bd_ports enable]
set_property location {801 -31} [get_bd_ports enable]
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
