
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michelle/Desktop/Xilinx/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michelle/Desktop/Xilinx/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z030fbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29477
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2406.719 ; gain = 0.000 ; free physical = 124 ; free virtual = 1793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_HBIRD_E203_0_0' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/.Xil/Vivado-29438-ubuntu/realtime/design_1_HBIRD_E203_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_HBIRD_E203_0_0' (1#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/.Xil/Vivado-29438-ubuntu/realtime/design_1_HBIRD_E203_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/.Xil/Vivado-29438-ubuntu/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (2#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/.Xil/Vivado-29438-ubuntu/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:282]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:552]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/.Xil/Vivado-29438-ubuntu/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (3#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/.Xil/Vivado-29438-ubuntu/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:759]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:759]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 54 connections declared, but only 52 given [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:759]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (4#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:552]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (5#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:282]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (6#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (7#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (9#1) [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2406.719 ; gain = 0.000 ; free physical = 228 ; free virtual = 1580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.719 ; gain = 0.000 ; free physical = 953 ; free virtual = 2321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.719 ; gain = 0.000 ; free physical = 957 ; free virtual = 2325
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.719 ; gain = 0.000 ; free physical = 895 ; free virtual = 2281
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc] for cell 'design_1_i/HBIRD_E203_0'
Finished Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc] for cell 'design_1_i/HBIRD_E203_0'
Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.srcs/constrs_1/new/AXI_cons.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/HBIRD_E203_0/inst/IOBUF_jtag_TCK/O'. [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.srcs/constrs_1/new/AXI_cons.xdc:59]
Finished Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.srcs/constrs_1/new/AXI_cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.srcs/constrs_1/new/AXI_cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.srcs/constrs_1/new/AXI_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.637 ; gain = 0.000 ; free physical = 806 ; free virtual = 2231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2422.637 ; gain = 0.000 ; free physical = 806 ; free virtual = 2231
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '62.500', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2422.637 ; gain = 15.918 ; free physical = 871 ; free virtual = 2298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2422.637 ; gain = 15.918 ; free physical = 871 ; free virtual = 2298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK200MHZ_N_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK200MHZ_N_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CLK200MHZ_P_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK200MHZ_P_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for btn_1_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for btn_1_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for btn_2_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for btn_2_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for btn_3_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for btn_3_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ja_0_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ja_0_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ja_1_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ja_1_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for jd_0_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for jd_0_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for jd_2_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for jd_2_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for jd_4_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for jd_4_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for jd_5_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for jd_5_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for led_3_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_3_0. (constraint file  /home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.gen/sources_1/bd/design_1/ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0_in_context.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/HBIRD_E203_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2422.637 ; gain = 15.918 ; free physical = 872 ; free virtual = 2300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2422.637 ; gain = 15.918 ; free physical = 871 ; free virtual = 2300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2422.637 ; gain = 15.918 ; free physical = 850 ; free virtual = 2286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2422.637 ; gain = 15.918 ; free physical = 722 ; free virtual = 2167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2422.637 ; gain = 15.918 ; free physical = 722 ; free virtual = 2167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2438.652 ; gain = 31.934 ; free physical = 720 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2441.621 ; gain = 34.902 ; free physical = 720 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2441.621 ; gain = 34.902 ; free physical = 720 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2441.621 ; gain = 34.902 ; free physical = 720 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2441.621 ; gain = 34.902 ; free physical = 720 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2441.621 ; gain = 34.902 ; free physical = 720 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2441.621 ; gain = 34.902 ; free physical = 720 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_auto_pc_0      |         1|
|2     |design_1_HBIRD_E203_0_0 |         1|
|3     |design_1_axi_gpio_0_1   |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |design_1_HBIRD_E203_0 |     1|
|2     |design_1_auto_pc      |     1|
|3     |design_1_axi_gpio_0   |     1|
|4     |IBUF                  |     1|
|5     |OBUF                  |     3|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2441.621 ; gain = 34.902 ; free physical = 720 ; free virtual = 2166
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2441.621 ; gain = 18.984 ; free physical = 777 ; free virtual = 2223
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2441.629 ; gain = 34.902 ; free physical = 777 ; free virtual = 2223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.629 ; gain = 0.000 ; free physical = 763 ; free virtual = 2218
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.559 ; gain = 0.000 ; free physical = 793 ; free virtual = 2249
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2448.559 ; gain = 41.930 ; free physical = 928 ; free virtual = 2384
INFO: [Common 17-1381] The checkpoint '/home/michelle/Desktop/Xilinx/vivado/Hbird_axi/Hbird_axi.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 27 10:56:10 2022...
